AUSTRON MODEL 2100 LORAN-C
TIMING RECEIVER
OPERATION AND MAINTENANCE MANUAL



AUSTRON



ME-8440

AUSTRON MODEL 2100 LORAN-C
TIMING RECEIVER
OPERATION AND MAINTENANCE MANUAL

WARNING:

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual, may cause interference to communications. As temporarily permitted by regulation, it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case, the user at his own expense will be required to take whatever measures may be required to correct the interference.

WARRANTY

AUSTRON, INC., of Austin, Texas, warrants, for one year after delivery, to the original purchaser of any product manufactured by AUSTRON, that same shall be free of defects in material and workmanship. Obligation under this warranty shall be limited to repair or replacement, at AUSTRON's discretion, of any product or part thereof which has been returned by the original purchaser with transportation prepaid, and upon examination by AUSTRON, is found to be defective. AUSTRON assumes no responsibility for loss or damage to equipment being returned for repair or replacement under the terms of this warranty.

For this warranty to be effective, the purchaser agrees that the equipment will be properly installed and maintained. Equipment which, upon examination by AUSTRON, requires repair or replacement of parts thereof as a result of improper installation, misuse, unauthorized alterations or repairs, or user negligence, such repairs or replacement of parts thereof will be made at cost.

AUSTRON makes no representation or warranty of any kind, either expressed or implied, with respect to equipment operation and procedures. Any action that the user may take in reliance upon the operation or accuracy of this equipment shall be taken solely upon the user's own responsibility and risk.

AUSTRON shall not be liable for consequential damages to purchaser, user, or any others resulting from the possession or use of this equipment.

Prior to return of a product under terms of this warranty, AUSTRON, INC., Austin, Texas, is to be notified. Notification is to include the Model Number and Serial Number of the product and full details of the problem.

MODEL 2100 LORAN-C TIMING RECEIVER

INTRODUCTION

This manual is written for personnel operating or maintaining the Model 2100 Loran-C Timing Receiver, manufactured by AUSTRON, INC.

This manual contains information about the physical and electrical specifications, installation and preliminary adjustment procedures, operating steps, functional analysis and precise access descriptions, parts lists, PCB assembly drawings, and other applicable drawings and diagrams required to adequately support the equipment.

AMENDMENT NOTICE

AUSTRON, INC., makes every attempt to provide up-to-date manuals with the associated equipment. Occasionally, changes are made to equipment wherein it is necessary to provide amendments to the manual. If any amendments are provided for this manual, they are printed on colored paper and will be found at the rear of this manual.

NOTE: The content of any amendments may affect operation, maintenance, or calibration of the equipment.

TABLE OF CONTENTS

Sectio	n/Paragra	aph	Page
1.0	GENER	RAL DESCRIPTION	1-1
	1.1	Scope of Section	1-1
	1.2	Purpose of Equipment	1-1
	1.3	Specifications	1-1
	1.4	Controls, Indicators and Connectors	1-5
2.0	INSTA	LLATION	2-1
	2.1	Scope of Section	2-1
	2.2	Unpacking and Inspection	2-1
	2.3	Installation	2-2
	2.4	Preparation for Reshipment	2-5
3.0	OPERA	TING INSTRUCTIONS	3-1
	3.1	Scope of Section	3-1
	3.2	General Receiver Operation	3-1
	3.3	Antennas, Noise, and Time Constants	3-10
	3.4	Acquisition and Track	3-13
	3.5	Track and Status Indicators	3-18
	3.6	Time Synchronization	3-21
	3.7	Cycle Determination	3-30
	3.8	Frequency Measurement	3-34
	3.9	Abbreviated Acquisition Procedures	3-37
	3.10	Abbreviated TOC Procedure	3-39
4.0	IEEE-	488 GENERAL PURPOSE INTERFACE BUS	4-1
	4.1	Scope of Section	4-1
	4.2	Description and Setup	4-1
	4.3	Device Commands	4-3
	4.4	Data Format	4-7
	4.5	Service Request	. 4-9
	4.6	IEEE-488 Option Installation	4-10

Section	n/Paragra	<u>iph</u>	Page
5 . 0	CIRCU	UIT DESCRIPTION	5-1
	5.1	Scope of Section	5-1
	5.2	Circuit Analysis	5-1
6.0	MAINT	ENANCE	6-1
	6.1	Scope of Section	6-1
	6.2	Problem Analysis	6-1
	6.3	Test Routines	6-5
7.0	PARTS	LISTS	7-1
	7.1	Scope of Section	7-1
	7.2	Ordering Replacement Parts	7-1
	a dden	DIV	A-1

LIST OF ILLUSTRATIONS

Figure		<u>Page</u>
1-1.	Front and Rear Panels, Model 2100	1-6
2-1.	Typical Operational Interconnections	
3-la.	Oscilloscope Outputs	
3-1b.	Example of Receiver Loran-C Signal	3-3
3-1c.	Loran-C Pulse	3-3
3-2.	Factors in Total Timing Delay	3-23
4-1.	IEEE-488 Interface Installation (Option-01)	4-12
5-1.	lst RF Amplifier, Schematic	5-13
5-2.	lst RF Amplifier, Assembly Drawing	5-14
5-3.	2nd RF Amplifier, Schematic	5-15
5-4.	2nd RF Amplifier, Assembly Drawing	5-16
5-5.	A/D Converter, Schematic	5-17
5-6.	A/D Converter, Assembly Drawing	5-18
5-7.	LMHz Phase Shifter, Schematic	5-19
5-8.	<pre>LMHz Phase Shifter, Assembly Drawing</pre>	5-20
5-9.	Acquire/Track, Schematic	5-21
5-10.	Acquire/Track, Assembly Drawing	5-22
5-11.	MPU/Memory, Schematic	5-23
5-12.	MPU/Memory, Assembly Drawing	5-24
5-13.	+5 VDC Switch Regulator, Schematic	5-25
5-14.	+5 VDC Switch Regulator, Assembly Drawing	5-26
5-15.	Front Panel LCD Display/Keyboard, Schematic	5-27
5-16.	Front Panel LCD Display/Keyboard, Assembly Drawing	5-28
5-17.	Power Distribution and Interconnect, Schematic	5-29
5-18.	Power Distribution and Interconnect, Assembly Drawing	5-30
5-19.	IEEE-488 Interface Option, Schematic	3-31
5-20.	IEEE-488 Interface Option, Assembly Drawing	5-32

AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

1.0 GENERAL DESCRIPTION

1.1 SCOPE OF SECTION

This section introduces the AUSTRON Model 2100 Loran-C Timing Receiver. It is divided into three parts: (1) a description of the purpose of the equipment, (2) the physical and electrical specifications, and (3) an identification of the internal and external controls, indicators, and connectors.

1.2 PURPOSE OF EQUIPMENT

The AUSTRON Model 2100 Loran-C Timing Receiver automatically acquires and phase tracks Loran-C signals for time synchronization and frequency calibration and control. When monitoring Loran-C groundwave, sub-microsecond time synchronization to Universal Coordinated Time (UTC) can be made, and frequency measurements with an accuracy of several parts in 10^{12} are possible with one-day averaging.

1.3 SPECIFICATIONS

The AUSTRON Model 2100 Loran-C Timing Receiver is a microprocessor controlled Loran-C receiver. Programming for the Motorola M6802 microprocessor is contained in three EPROMS (UV eraseable-programmable-read-only-memory) on the MPU/MEMORY printed circuit board. In addition, there are 2048 bytes of random-access-memory (RAM), used for temporary data storage. All hardware is contained on seven plug-in printed circuit boards, an interconnect board, and a detachable front panel display board. The front panel is hinged at the bottom to permit access to the plug-in boards. Data entry and recall, and all receiver functions are handled through the numeric keypad, function switches and liquid crystal display on the front panel.

AC and DC power connectors, power switch, and various connectors for signals required by the receiver and signals generated by the receiver are located on the rear panel.

1.3.1 Physical Specifications

Height 3.5 inches (89 mm)

Width 17.0 inches (432 mm)

Depth 14.5 inches (369 mm)

Weight 15 pounds (6.75 kg) max.

Mounting 19 inch rack mountable with provisions for chassis slides.

Temperature 0° to 50°C operating -40 to +75°C storage

1.3.2 <u>Electrical Specifications</u>

Power AC: 115/230 VAC, switch selectable, at 50 to 400Hz ±10% (35 watts).

DC Standby: +22 to +32 VDC, negative ground.

Auto switch-over on AC failure.

1.5 amp at 22 VDC.

0.8 amp at 32 VDC.

Data Input Numeric keypad and pushbutton function keys.

Data Output Eight digit liquid crystal display (LCD). Light-emitting-diode (LED) status indicators.

RF Sensitivity 0.01 microvolt at receiver antenna input (50 ohms) at tracking point.

RF Bandwidth 40KHz, tracking. 4KHz, acquisition.

RF Gain

Automatic gain control with a dynamic range of 127dB.

1PPS Outputs Fixed:

Positive going pulse, approximately 0.4 seconds wide. Will drive 1 standard TTL load.

Slewable:

Positive going pulse, approximately 0.4 second wide. Will drive 1 TTL load. Slewable in steps of approximately 10 nanoseconds, minimum.

EXT REF INPUT (1, 5, 10MHz)

5VRMS (internally switch selectable) into 500 ohms, sine or square wave. Reference accuracy must be 5 parts in 10⁶ or better for acquisition and track.

External 1PPS

TTL compatible input. Positive going edge must be the start of a second.

Phase Corrected 1MHz

Square wave output, will drive 1 standard TTL load.

Phase Corrected 10MHz

Square wave output, will drive 1 standard TTL load.

Scope Vertical Buffered RF output to drive oscilloscope vertical input. Output impedance is less than 10 ohms, short circuit protected.

Scope Trigger TTL compatible output. It will drive 1 standard TTL load.

Carrier Relay

Open collector output.
30 volts, maximum.
25mA sink, maximum.

Scan Strobe Voltage output. ±5V, @ 5mA maximum.

Indefinite short circuit dura-

tion to common.

Phase Record Voltage output.

0-1V, 5mA maximum.

(1/10usec)

Indefinite short circuit dura-

tion to common.

IEEE-488 (Option)

Meets IEEE-488-78 electrical and mechanical specifications.

Group Repetition Interval

GRI entered through front panel switches, from 29,184 micro-seconds to 102,910 microseconds, increments of 2 microseconds.

Track Servos

Second-order phase error loop.

Time Constants

Five selectable time constants.

Phase Servo Resolution 10 nanoseconds.

Time Interval Counter


Outputs to 0.01 microsecond. Accuracy = ±0.02 microsecond.

1.4 CONTROLS, INDICATORS, AND CONNECTORS

1.4.1 Figure 1-1 shows all controls, indicators, and connectors for the Model 2100. The following paragraphs contain brief descriptions of each input and output function. For a more detailed discussion of the operation of the Model 2100, please refer to section 3.0.

1.4.2 Front Panel

REF	DESCRIPTION	<u>FUNCTION</u>
1	Liquid Crystal Numeric Display	8 digit numeric display used for input/output of receiver control information, and output of calculated or measured data.
2	RED LED's	These LED's show the unit of the number being displayed.
3	TRACKING Red/Green LED	Green indicates normal tracking. Red indicates that the first order servo is locked. Alter- nating Red/Green indicates a problem with the Loran-C signal has occured which might affect the time or frequency measure- ment accuracy.
4	SETTLE Red LED	Receiver is settling to the normal tracking point after acquisition.
5 .	ACQUIRE Red LED	Receiver is attempting to acquire a Loran-C station.
6	BLINK Red LED	Indicates that the Loran station being tracked is "blinking."



REF	DESCRIPTION	FUNCTION
7	CYCLE Red LED	Indicates that the cycle number has changed by more than ±0.5 since the receiver entered the TRACKING mode.
8	TEST Red LED	Indicates that TEST subroutines are being run.
9	NUMERIC KEYBOARD Pushbuttons	Numeric keypad, including plus/ minus and decimal point key, used for entry of receiver data.
10	CLEAR Pushbutton	Clears last numeric entry. Dis- play changes back to previous output.
11	TEST Pushbutton	Function Key: controls operation of TEST routines.
12	SCAN STROBE Pushbutton	Function key: begins voltage output (rear panel, SCAN STROBE) of averaged Loran-C signal being tracked, to be used for third cycle verification.
13	TRACK DATA Pushbutton	Function key: controls output of various pieces of data and status information.

REF	DESCRIPTION	FUNCTION
14	0/FS Pushbutton	Function key: Sets PHASE RECORD output (rear panel) to zero or one volt for calibration of external linear recorder. This key also causes the total receiver phase shift to be displayed.
15	RANGE Pushbutton	Function key: inputs and outputs the full scale range of the relative phase difference record output. Ranges allowed are 1 microsecond and 10 microseconds full scale.
16	SECOND Pushbutton	Function key: selects secondary Loran-C station for acquisition. Displays time-of-arrival difference of master and secondary.
17	MASTER Pushbutton	Function key: selects master Loran-C station for acquisition.
18	SEC TD Pushbutton	Function key: inputs and outputs approximate master-to-secondary time-of-arrival difference, used by the receiver to locate the secondary station to be tracked.

REF	DESCRIPTION	FUNCTION
19	GRI Pushbutton	Function key: used to input and output the Group Repetition In- terval (GRI) of the station to be acquired and tracked.
20	TOC Red/Green LED	<pre>Indicates current condition of the Time-of-Coincidence (TOC) function: a) OFFTOC not active. b) Red and Green flashing TOC initiated, but first TOC has not yet occurred. c) Green onReceiver has detected a Time-of-Coincidence at the predicted time-of-day. d) Red onThe Red LED is turned on one second before a TOC is to occur. If it remains on after one second, the receiver has detected a problem and the receiver may not be properly time synchronized.</pre>
21	lPPS Green LED	Indicates functioning of internal lPPS.
22	BEGIN TOC Pushbutton	Function key: used to initiate the TOC sequence. Output is the next time-of-coincidence.

REF	DESCRIPTION	FUNCTION
23	FIRST TOC Pushbutton	Function key: used to input the first TOC of the day (or any good TOC for that day). Output is the time entered on the last TOC time if TOC is active.
24	TOC ADJUST Pushbutton	Function key: input and display an adjustment (in microseconds) to be applied to the internal slewable IPPS at the time of the first TOC. This adjustment will typically be the total-timedelay and will produce a one-pulse-per-second that is coincicent with Universal Coordinated Time. If no adjustment is to be applied, enter zero.
25	UTC Pushbutton	Function key: input and display the time-of-day. The internal clock is 24 hours and time is entered in Coordinated Universal Time (UTC).
26	lPPS SLEW Pushbutton	Function key: used to advance or retard the internal slewable IPPS. Output is the measured time difference between the internal non-slewable IPPS and the slewable IPPS.

REF	DESCRIPTION	FUNCTION
27	BACK LIGHT Pushbutton	Function key: turns on the LCD backlight for approximately 2 minutes from the last time the switch was pushed.
	1.4.3 Rear Panel	
REF	DESCRIPTION	FUNCTION
28	ANTENNA Isolated BNC Connector	Antenna input connector. Input impedance is 50 ohms.
29	1PPS FIXED BNC Connector	TTL compatible 1PPS output, approximately 0.4 second wide, phase corrected to the received Loran-C signal. If a TOC sync has been done, the positive going edge of this pulse will be delayed from UTC by the total timing delay.
30	EXTERNAL lMHz BNC Connector	Input connector for external receiver reference. The reference can be 1, 5, or 10MHz, 0.5 to 5VRMS, sine or square wave.
31	PHASE CORRECTED 1MHz BNC Connector	Phase shifted lMHz output. This square wave output is corrected to the received Loran-C signal and will drive one standard TTL load.

1.4.3 Real Panel (Continued)

REF	DESCRIPTION	FUNCTION
32	SCOPE VERTICAL BNC Connector	Oscilloscope vertical output con- nector. This is the amplified, filtered, and buffered antenna input signal which is being tracked by the receiver. An abrupt vertical displacement of the RF indicates the current tracking point.
33	SCOPE TRIGGER BNC Connector	Oscilloscope trigger output con- nector. This is a TTL compatible positive pulse used to trigger the sweep of an external oscil- loscope.
34	SCAN STROBE Banana Plugs	Scan Strobe output connector. When requested, the receiver outputs a DC voltage which slowly oscillates about 0 volts as the tracking strobe scans through the Loran-C pulse. This output will drive a linear chart recorder (must be able to take ±5 volts) to produce a highly filtered representation of the Loran-C pulse, for cycle verification. The output will momentarily return to zero volt when the current tracking point and the moving strobe coincide. During this scan, tracking is suspended, but the second order correction (external reference frequency offset) is still applied.

1.4.3 Real Panel (Continued)

REF	DESCRIPTION	FUNCTION
35	PHASE RECORD 1/10µsec Banana Plugs	Voltage representation of accumulated phase shift. This output ranges from 0-1 volt and represents an accumulation of 1 or 10µsec at full scale.
36	IEEE-488 Connector	General Purpose Interface Bus (GPIB) (IEEE-488-1978) provides remote control capability. See section 4.0.
37	IEEE-488 Address Switches	Used to select the bus address for the Model 2100. See section 4.0.
38	FUSE DC 2A	Fuses internal unregulated DC when operating from external AC or DC source.
39	POWER Switch	AC/DC power switch.
40	FUSE AC 1A	Fuses external AC input line.
41	115-230 VAC Selector Switch	AC voltage selection switch.
42	115-230 VAC Connector	Input connector for 115/230 VAC external power.
43	22-32 VDC DC Standby Connector	Input connector for an external +22 to +32 VDC standby power source.

1.4.3 Rear Panel (Continued)

REF	DESCRIPTION	FUNCTION
44	CARRIER RELAY BNC Connector	Carrier relay output connector. This is an open collector output which is low (transistor on) when the tracking servos are locked, and high (transistor off) when the servos are active.
45	PHASE CORRECTED 10MHz BNC Connector	Phase shifted 10MHz output. This square wave output is corrected to the received Loran- C signal and will drive one stan- dard TTL load.
46	EXTERNAL 1PPS BNC Connector	1PPS sync input connector. Accepts a TTL level 1PPS to synchronize the internal 1PPS and to do the first TOC synchronization.
47	1PPS SLEWABLE BNC Connector	TTL compatible lPPS output, approximately 0.4 second wide, phase corrected to the received Loran-C signal. This lPPS output can be slewed using the lPPS SLEW function switch.

AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

2.0 INSTALLATION

2.1 SCOPE OF SECTION

2.1.1 This section describes the steps required to prepare the Model 2100 Loran-C Timing Receiver for operation, or reshipment to another location. Included are steps for unpacking, inspection, and a list of fundamental electronic requirements and accessories.

2.2 Unpacking and Inspection

- 2.2.1 Unpacking -- Carefully remove the Model 2100 from its shipping container. Verify that the serial number on the receiver matches the number on the packing list. If it does not match, contact AUSTRON, INC. immediately. Locate the following accessories:
 - a) Mating DC Standby input connector (Customer must supply standby power cable).
 - b) Spare fuses, 1 amp, 5 each.
 - c) Spare fuses, 2 amp, 5 each.
 - d) Three-wire 115 VAC power cord.
 - e) Technical manual.

In addition, locate any optional equipment that should come with your unit, such as spare boards, extra manuals, spare integrated circuits, etc. Report any discrepancies to AUSTRON, INC.

2.2.2 Initial Inspection -- Immediately report any equipment damage to the <u>carrier making delivery</u>, and to AUSTRON, INC. Inspect internal components by removing top cover (secured by 4, ½ turn fasteners). Before connecting the power cords, examine the interior for loose or broken parts. Remove the packing material between the front

panel and the top of the printed circuit boards (save for use when reshipping). Unscrew the two thumbscrews securing the front panel and lower the panel. Remove and inspect each of the small boards on the right side. Be careful to replace each board in its original slot. Carefully disconnect the large ribbon cable from the back of the front panel printed circuit board. Remove and examine each of the large printed circuit boards for any apparent damage. All components, except the EPROMS, U41, U42, and U43 on the MPU/MEMORY PCB, are soldered in place. Any loose components should be reported immediately. Replace the large boards and reconnect the cable. Replace the top cover and close the front panel.

2.3 Installation

- 2.3.1 Reference Figure 2-1. The Model 2100 receiver requires four things for normal operation. First, a suitable antenna (AUSTRON 2021L or Model 2026W) must be connected receiver antenna input by a 50 ohm coaxial cable. Refer to section 3.3 for a discussion of antenna selection, location, and orientation. Second, a frequency source of 1, 5, or 10MHz must be connected to the reference input. This source must have an accuracy of 5 parts in 108 or Third, an AC voltage source of 115/230 VAC ±10% at 50Hz to better. 400Hz or a DC source of 22 to 32V must be provided. The use of an external DC standby power supply is recommended when uninterrupted operation is desired. Fourth, an external time-of-day reference, accurate to within 10 milliseconds of Coordinated Universal Time (UTC), is necessary to achieve Time-of-Coincidence (TOC) synchronization of the Model 2100 with the selected Loran-C station. The National Bureau of Standards radio station WWVB or an equivalent reference may be used for a time-of-day setting and for coarse "on-time" lPPS setting. section 3.6 for a detailed discussion of time synchronization.
- 2.3.2 Additional receiver setup involves the MPU/MEMORY printed circuit board (large digital pcb in the bottom slot, 10398079). If the revision level of the printed circuit board is C or later, there are two options which can easily be selected on this board. To determine the revision level, turn power off, lower the front panel and disconnect

the two ribbon cables, and remove the pcb from the chassis. On the foil side, in the upper right-hand corner, there is a number, 00398078. The revision level is shown inside a box to the left of this number.

- 2.3.2.1 The first option involves the input impedance of the EXT REF (1, 5, 10MHz) buffer. As shipped from the factory, the impedance is approximately 500 ohms. It can be lowered to 50 ohms by shorting across the solder gap, Wl, on the foil side of the board. This should properly terminate any frequency source which is intended to drive a 50 ohm load.
- 2.3.2.2 The second option determines the output characteristics of the CARRIER RELAY. The model 2100 is shipped with the CARRIER RELAY output set up as an open collector driver (W2 and W3 open). If the receiver is to be used with an AUSTRON Model 6016, Model 6014, or Model 6014B, or with any other equipment requiring a 0 volt to +12 volt output, short across solder gap, W2, on the foil side of the board (W3 open). This connects the collector of Q3 to +12 volts through a 4.7K ohm resistor. When the receiver is tracking normally, this output will be approximately +12 volts. When the servos are locked, indicating loss of signal, the CARRIER RELAY will be at 0 volts (may be as high as 0.5 volt). If W3 is shorted and W2 open, the CARRIER RELAY output will behave as described above, except that the maximum output level is 5 volts, making it TTL compatible.
- 2.3.2.3 If the revision level of the MPU/MEMORY circuit board is less than Revision C, these options can still be utilized. However, it will involve installing additional resistors on the foil side of the board. A 56 ohm, ½W 10% resistor installed from the input of the EXT REF buffer to ground will reduce the input impedance to 50 ohms. The input of the buffer is the buffer side of capacitor Cl. To implement the CARRIER RELAY option, determine what voltage is required (see section 2.3.2.2). If a 5 volt output is required, connect a 1K, ½W 10% resistor from the collector of Q3 to the closest source of +5 volts (probably Ull pin 16). Insulate the leads to prevent shorting. If a +12 volt output is needed, connect a 4.7K, ½W 10% resistor from the collector of Q3 to Ul0 pin 9.

- 2.3.3 The Model 2100 Receiver is shipped with rack ears for mounting in a standard 19 inch rack. Provisions have also been made for chassis slides. (CHASSIS TRAK C-230-S-116 through -124 or equivalent). If the receiver is not to be rack mounted, it should be placed on a stable surface close to the frequency source.
- 2.3.4 Before connecting power to the receiver, make sure the power switch on the rear panel is in the OFF position. Also, set the AC voltage switch to the voltage to be used (this switch is set in the 115VAC position at the factory). Connect the AC and/or DC power cables to the receiver. If operation of the unit in the event of line power failure is desired an auxiliary DC power source capable of supplying from 22-32 VDC at 1.5 amps, must be connected to the rear panel DC standby input. The mating connector for the DC standby input is supplied with the accessory kit and should be wired as shown below with 20 AWG or larger wire.

Pin	A	Battery positive
Pin	В	Battery Negative
Pin	С	Not Connected

2.3.5 Before turning power on, connect the antenna, reference frequency, and external 1Hz signals to the receiver. If a frequency source other than 1MHz is used, open the front panel and set the toggle switch, located on the top edge of the MPU/MEMORY PCB, to the appropriate frequency (i.e., 1, 5 or 10MHz). Close the front panel. Refer to section 3.0 for operating instructions.

NOTE:

When viewed from the front of the Model 2100 receiver (front panel left most position lowered) the of the reference frequency select switch corresponds to a lMHz input, the center corresponds to a 10MHz input, and the right most position corresponds to a 5MHz input. the switch position and the reference frequency do not agree, the receiver may be able to acquire and track Loran-C signal (with greater difficulty), but the time-of-day clock will gain or lose time.

2.4 Preparation for Reshipment

- 2.4.1 Disconnect all external cables. Check to see that all mounted components are in place and securely tightened. All printed circuit boards and internal cables should be tightly inserted in their respective connectors. Packing material should be inserted between the top of the printed circuit boards and the back of the front panel to prevent them from becoming disconnected in shipment.
- 2.4.2 For shipping, enclose the Model 2100 in a suitable water and vapor proof plastic bag. Projections, sharp edges, and other features which might tear or puncture the plastic, should be padded. Chassis slides should be removed and packed separately. Heat seal or tape the plastic bag to ensure a moisture-proof enclosure. When sealing the bag, keep the trapped air volume to a minimum.
- 2.4.3 The shipping container should be a rigid box of sufficient strength and size to protect the equipment from damage. The original shipping container and packing material may be reused if still in good condition.

FIGURE 2-1

TYPICAL OPERATIONAL INTERCONNECTIONS

MODEL 2100 LORAN-C TIMING RECEIVER

3.0 OPERATING INSTRUCTIONS

3.1 SCOPE OF SECTION

3.1.1 This section describes the operation of the AUSTRON Model 2100 Loran-C Timing Receiver. A discussion of other uses and procedures is also included. It will be assumed that the receiver has been set up as described in section 2.0. A thorough understanding of the Loran-C system is not necessary to acquire and track a station using the Model 2100. However, it is recommended that the user become familiar with the material in the appendix before continuing with this section.

3.2 GENERAL RECEIVER OPERATION

3.2.1 Turn the receiver power on. After about ½ second the LED indicators will turn off and the status of the random access memory (RAM) and the program memory (EPROM) will be displayed. The RAM status should be indicated by E1002048, which means the RAM is working. The EPROM status is shown next and should be E-20. For any other output, refer to the maintenance section, 6.0. After the memory status is displayed, the internal time-of-day clock is displayed (initialized to zero). If no errors were detected in the receiver memory, the Model 2100 is now ready for operation.

NOTE: It is possible that most or all of the receiver functions will operate properly if a memory problem has been detected. However, the bad memory should be replaced as soon as possible.

3.2.2 Normal operation of the Model 2100 will not require the use of an oscilloscope. However, it may be helpful to use one while becoming familiar with the receiver. Oscilloscope VERTICAL and TRIGGER outputs are located on the rear panel. The vertical output is the amplified Loran-C signal and all signals within the 40KHz bandwidth of

the main tracking filter (centered at 100KHz). Connect the VERTICAL and TRIGGER outputs to the corresponding oscilloscope inputs. Adjust the vertical and timebase controls to give a trace as shown in figure 3-la. With no RF there will only be a step, approximately 1 volt peak and 7.5 or 9.5 msec wide (secondary or master). The start of this step is delayed 40 usec after the trigger. With RF, the oscilloscope trace will look like figure 3-lb, when the receiver is in the TRACKING mode. Note that the Loran-C signal and the pulse are added together; causing the vertical displacement of the Loran-C at the beginning of the step. This identifies the normal tracking point and will be at the start of the fourth cycle of the first Loran-C pulse.


3.2.3 Data Input/Output -- The Model 2100 Loran-C Timing Receiver is simple to use and requires little operator attention. However, some information must be input by the operator and the measurements and calculations must be displayed. Data is entered into the numeric display through the numeric keypad. If the data is valid, it is transferred to memory by pushing one of the white "function" buttons. To display information associated with a particular "function" button, push that button.


EXAMPLE:

To enter a GRI of 99,600 microseconds, push keys 9,9,6,0,0. The display should show these 5 digits. Push the "function" button, GRI. Because 99,600 is in the range of valid GRIs, the receiver accepts the GRI and turns on the USEC LED. If an attempt is made to enter data that is out of range, the display will read, --HELP--, and the front panel controls will be disabled until the CLEAR button is pushed.


- 3.2.4 Function Key Description -- The function keys are used to input and output information and to control the operation of the receiver. The following paragraphs describe each of these buttons, including their purpose, limits, and receiver response.
- A) BACKLIGHT --

The BACKLIGHT key turns on the liquid crystal display backlight to improve readability in low ambient light conditions. The backlight stays on for 128 seconds from the last time the key was pushed. No input is allowed and no information is displayed.





b. EXAMPLE OF RECEIVER LORAN-C SIGNAL



c. LORAN-C PULSE

Figure 3-1. Model 2100/F Oscilloscope Output

B) 1PPS SLEW --

This key is used to advance or retard the "slewable" lPPS and to synchronize the "slewable" and "fixed" pulses to the external lPPS. The amount of slew should be limited to no more than ±499,999.99 µsec. The output of this key is the measured time interval between the "slewable" lPPS and the "fixed" lPPS. The output is negative when the "fixed" lPPS occurs after the "slewable" lPPS, and positive when the "fixed" lPPS occurs before the "slewable" lPPS. When this output is selected there will be a three to four second delay before the time interval is displayed.

C) UTC --

The time of day, in Universal Coordinated Time, is input and output by this key. The time is in 24 hour format. An entered time greater than or equal to 24:00:00 will cause the error display, --HELP--.

D) TOC ADJUST --

TOC ADJUST is the amount of slew to be applied to the "slewable" lPPS after the first TOC synchronization. It should be limited to no more than $\pm 499,999.99$ µsec. The output is equal to the last input.

E) FIRST TOC --

FIRST TOC is the first TOC of the day as determined from the USNO TOC tables and entered by the operator. This may also be any good TOC for the date the synchronization is done. If 24 hour format is not used, the error display, --HELP--, will result. The output is equal to the last input, until a TOC time occurs. At each time-of-coincidence, the current TOC time is transferred to FIRST TOC when the next TOC time is calculated.

F) BEGIN TOC --

The only input allowed for this key is 1 or 0. An input of 1 starts the synchronization (TOC LED alternating between red and green) and an input of 0 stops it. No other input is allowed. The output is the next time-of-coincidence.

G) GRI --

This key is used to input and display the Group Repetition Interval (GRI). The GRI can range from 29,184-102,910 μsec , in steps of 2 μsec . An out-of-range GRI will cause the error display, --HELP--. When a GRI is entered, TRACKING and TOC are halted.

H) SEC.TD. --

SEC.TD. is used to input and display the approximate hyperbolic time difference used for acquisition of a specific secondary. This number must always be positive and must not exceed the GRI.

I) MASTER --

This key starts or stops master acquisition and track. An input of 1 starts acquisition. An input of 0 stops acquisition or track. All other inputs cause the error display --HELP--. If the master station is not being tracked, the output will be "-----". If active, the output is 0.

J) SECOND --

This key starts secondary acquisition if 1 is entered, and stops secondary acquisition if 0 is entered. All other inputs cause the error display, --HELP--. If a secondary is not being tracked, the output is "-----". If this function is active, the display will be the measured approximate hyperbolic time difference, which can be used to determine

which secondary is being tracked. This output will be within ±5 msec of the number entered through the SEC.TD. function, if SEC.TD. is not zero.

K) RANGE --

The full scale range of the accumulated phase shift can be set to either 1 or 10 $\mu sec.$ No other ranges are allowed. The accumulated phase shift is available on the rear panel as a voltage ranging from 0 to 1 volt.

L) 0/FS --

O/FS (read, zero/full scale) is used to calibrate the linear chart recorder used to record the accumulated phase shift. An input of zero causes an output to the recorder of zero volt; an input of one causes an output of one volt. After calibrating the recorder, the O/FS key must be pushed once more to output the accumulated phase shift to the front panel and to the connector on the rear panel. If this is not done, the last calibration voltage will remain.

M) TRACK DATA --

TRACK DATA is a collection of ten items, including receiver control instructions and data. Functions are activated or data is recalled by pushing TRACK DATA, then the number (0-9) of the response desired.

TRACK DATA

DESCRIPTION

1

This causes the receiver to lock out the front panel to prevent unauthorized or accidental loss of track or TOC. 0

The keyin, TRACK DATA 0, enables the front panel if it had been locked by TRACK DATA 1. If the panel is not locked out, the error display, --HELP--, results.

2

This keyin displays the noise number while the receiver is in the TRACKING mode. The relationship between the noise number and the signal-to-noise-ratio is approximately as follows:

SNR (dB)	Noise Number
+9	4
+6	7
+3	14
0	28
-3	56
-6	112
-9	224
-12	448
-15	896
-18	1792
-21	3584

No input is allowed for TRACK DATA 2.

3

TRACK DATA 3 displays the receiver gain. This output can range from 0 to 127 dB. High gain indicates low signal strength. No input is allowed.

4

This keyin displays the calculated frequency offset. It ranges from ± 1 part in 10^6 to ± 1 part in 10^{13} . No input is allowed.

5

TRACK DATA 5 displays the cycle number while the receiver is in the TRACKING mode, and "-----" while not in the TRACKING mode.

This keyin is also used to move the tracking point forward or backward up to 6 cycles to correct

backward up to 6 cycles, to correct for being on the wrong cycle. To move the tracking point ±X cycles, enter ±X TRACK DATA 5. Within 6 seconds the tracking point will have been moved the desired amount. Then, depending on the noise and the receiver time constant, there will be a delay before the tracking point can be moved again. During this

delay, new nominal gain and cycle

numbers are calculated.

6

TRACK DATA 6 is used to input and display the receiver time constant. When power is applied, the time constant is set to two. Another time constant can be entered by keying in, X TRACK DATA 6, where X is the new time constant (0-4). The response time in GRIs is:

TIME CONSTANT	GRIS
0	3200
1	1600
2	800
3	400
4	200

No other inputs are allowed.

7

TRACK DATA 7 is used to display accumulated receiver phase shift. The only entry allowed is zero, to reset the phase shift. This only sets this output to zero and has no effect on the tracking point or on the linear output on the rear panel.

8

TRACK DATA 8 displays the receiver status (see section 3.5). The only input allowed, 0 TRACK DATA 8, clears the errors.

9

This keyin displays the time difference between the internal "fixed" lPPS and the external lPPS. No input is allowed.

N) SCAN STROBE --

SCAN STROBE starts or stops the receiver scan of the Loran-C pulse, used for manual verification of the third cycle tracking point. An input of from 1 to 6 followed by pushing SCAN STROBE, starts the receiver scan. The length of the scan and the amount of averaging increases as the number of input increases. To stop the scan, enter 0 SCAN STROBE. See section 3.7 for a complete explanation of cycle determination using the Loran-C scan.

O) TEST This key controls the test subroutines. See section 6.0 for details.

P) CLEAR This key is used to clear a previous numeric entry. The display changes back to the last output.

3.3 ANTENNAS, NOISE, AND TIME CONSTANTS

- 3.3.1 For proper operation of the Model 2100 Loran-C Timing Receiver, a suitable antenna, properly installed, must be connected to the antenna input on the rear panel. There are two antennas recommended for use with the Model 2100. They are the AUSTRON Model 2021L Loop Antenna and the AUSTRON Model 2026W Whip Antenna. The preferred antenna is the 2026W Whip, because it is nondirectional, allowing reception of all signals at the receiver location, and it has less signal loss than the 2021L Loop. Other antennas can be used with the Model 2100, but are not recommended. Cycle selection problems may be introduced, because of the response of these other antennas.
- 3.3.2 For time synchronization, it is important to know which station is being tracked (section 3.4). If a master station is selected, no identification problem exists, and either antenna may be used. If, however, a secondary station is desired, the Model 2100 must be able to simultaneously receive the master and the secondaries. If a loop antenna is used, it may cancel the master signal, because of its directionality, making it impossible to acquire the desired secondary.
- 3.3.3 If a whip antenna is used, it is easy to change stations being tracked. The operator enters the information for the new station and restarts acquisition. If a loop is used, it may also be necessary to rotate the loop toward the new station to maximize the signal strength.
- 3.3.4 Despite its limitations, the loop antenna may be the best antenna for some locations. Conditions which would favor use of a loop antenna are:

- 1) Strong, nearby transmitter, operating in or near the bandwidth of Loran-C (roughly 90-110KHz). In this case, the loop would be positioned to null the interferring signal, while preserving the Loran-C signal, and
- 2) suitable receiver and Loran-C station geometry. That is, all stations required are in roughly the same place as the loop, so that the loop does not completely null the master when it is pointed toward the secondary of interest.
- 3.3.5 When either antenna is installed, it should be located away from other antennas and large metal objects. If possible, it should be high enough to clear objects in the near vicinity and the base should be connected to a good earth ground. A loop should be rotated so the arrow on the antenna base points towards the station to be tracked. After the TRACKING mode is entered, rotate the loop to obtain maximum signal, or, if necessary, to obtain the best compromise between signal strength and noise.
- 3.3.6 There are several sources of noise which may influence Loran-C reception. These include atmospheric noise, receiver noise, carrier wave (CW) interference, and cross rate interference. The first two sources, atmospheric and receiver noise, must usually be tolerated, since the operator has little or no control over them. Unless the signal is very weak, these noise sources will usually cause few problems.
- 3.3.6.1 Crossrate interference is noise caused by Loran-C signals that have different Group Repetition Intervals (GRI) from the station being tracked. Because of the difference in intervals, there are times when the tracked and interfering Loran-C signals overlap, producing variations in the sampled signal. In areas where stations with different GRIs can be received, the GRIs have been selected to minimize the frequency and duration of overlap. Cross rate interference is usually not a major problem.

3.3.6.2 Of the noise sources mentioned, carrier wave interference is probably the most significant. The 40KHz bandwidth filter in the receiver will effectively reduce frequencies below 80KHz and above 120KHz. However, frequencies outside this range may still cause acquisition problems if the signal is strong enough. Frequencies outside the bandwidth of Loran-C (90-110KHz) can be effectively reduced by using a loop antenna or by installing notch filters. For frequencies within this range, it is probably best to use just a loop antenna. Use of notch filters within the Loran-C frequency range should be avoided because they will cause distortion of the Loran-C envelope, affecting acquisition.

CAUTION:

Notch filters will introduce additional delay which must be accounted for if time synchronization to better than 10 usec is desired.

- 3.3.7 Because of noise, the tracking point of the Loran-C signal, and therefore, the synchronized 1PPS, may vary by ±50 nsec. To reduce the jitter, a longer time constant can be selected which will reduce the receiver response to short term changes.
- 3.3.7.1 When power is turned on, the time constant is set to a nominal value of 2. This will provide good receiver response when the accuracy of the external reference is better than one part in 10° and the signal-to-noise ratio is better than -10 dB. The reference accuracy is important, because the receiver must be able to keep up with the reference. If the time constant is too long the receiver may not be able to maintain lock. Longer time constants of 1 or 0 can be used when the accuracy of the reference is better than one part in 10¹°. The shorter time constants, 3 and 4, should be used if the reference accuracy is worse than about one part in 10°. This is particularly true during acquisition. After the receiver has been in the TRACKING mode for about 30 minutes, a longer time constant can be used, because the receiver will have "learned" the frequency offset and should then be able to maintain lock.
- 3.3.7.2 The time constant can be examined by pushing TRACK DATA, then 6. To change the time constant, enter the new time constant,

then push TRACK DATA, 6.

3.4 ACQUISITION AND TRACK

- 3.4.1 STATION SELECTION -- For accurate time synchronization with Loran-C, it is necessary to know which station is being tracked so that all delays, transmission, propagation and antenna/receiver, can be taken into account. Using the Loran-C coverage chart in the appendix, select the closest transmitter and enter its Group Repetition Interval (GRI) into the receiver. If a master was selected, no other information is necessary and acquisition can proceed as described in section 3.4.2.
- 3.4.1.1 If a secondary was chosen, a second number must be entered into the Model 2100 to specify which secondary is to be acquired. This number is the approximate time difference between the arrival of the master signal at the receiver site and the arrival of the secondary signal to be tracked. In the Loran-C navigation community, this number is called a hyperbolic time difference and, if measured accurately, it is one half of the information needed for a Loran-C navigation fix.
- 3.4.1.2 For the Model 2100 Loran-C Timing Receiver, this time difference needs to be known to within ± 5 msec. In almost all locations, it can be approximated by entering the Total Emission Delay (TED) given in Table A-1 in the appendix. Locate the GRI and name of the secondary to be tracked in the table. Enter the TED to the nearest 1000 μ sec and push SEC.TD.

EXAMPLE: Receiver site = Dallas, Texas

GRI = 79800 USEC

Secondary to be tracked = Grangeville, LA

Total Emission Delay = 12809.54 USEC

Enter 1,3,0,0,0, SEC.TD.

3.4.1.3 For this station selection process to work, the Model 2100 receiver must be able to locate the master, since it uses the time

of arrival difference and the approximate time difference (SEC.TD) to differentiate between other secondaries on the same GRI. If the master cannot be found, however, it may still be possible to know which secondary is being tracked. Enter 0, SEC.TD. This will cause the Model 2100 to acquire and track the best secondary it can find. One of the following methods can be used to identify the secondary being tracked.

- a) If a loop antenna is used, it may be possible to orient it so that the secondary of interest is much stronger than any other secondary in the chain. This will increase the probability that that secondary will be selected.
- After the receiver has settled to the TRACKING b) of coincidence mode. а time synchronization. Using an external 1 hertz signal which is synchronized to Universal Coordinated Time to within 2 msec, measure the time interval from the "on time" IPPS to the TOC-synchronized lPPS from the Model 2100. Because no two secondaries are transmitted at the same time, the time interval from a UTC second to a TOC-synchronized second will be unique for each secondary, and will be equal to the Total Emission Delay shown in table A-1 at secondary transmitter (less antenna, receiver and cycle delays). As the receiver is moved away from the transmitter, the time interval increases by an amount equal to the RF propagation time from the transmitter to the receiver. The difference between the two time intervals for adjacent secondaries will vary as the receiver site is changed. However, they should never be closer than about 9 msec, making it possible to identify the secondary being tracked.

- 3.4.2 ACQUISITION -- After the GRI and SEC.TD. have been entered, the receiver is ready for acquisition. To start acquisition enter 1, then push MASTER for master acquisition, or SECOND for secondary acquisition. The numeric display should be "0" and the ACOUIRE LED should be on.
- 3.4.2.1 During the acquisition period the receiver locates all of the Loran-C signals present at the receiver site, which have the Group Repetition Interval entered by the operator. This process typically takes 25-45 seconds, depending on the GRI. After the stations are located, one is selected, based on the operator keyins, and the SETTLE mode is entered.
- 3.4.2.2 Acquisition is a discrete process requiring 25-45 seconds, if the desired station is found on the first try. If a selection cannot be made after the first try, acquisition is repeated (another 25-45 second period). This process of "search and select" will continue until the desired Loran-C station is found or until acquisition is stopped by the operator.
- 3.4.2.3 The SETTLE mode should be reached within 15-20 minutes, even if the signal-to-noise ratio is low. If the SETTLE mode has not been reached after 30 minutes, the following procedure should be used to attempt to correct the problem:
 - a) GRI:

 Recall the Group Repetition Interval by pushing the GRI function key. For best results, the closest station should be tracked. If the GRI is not correct, enter the correct GRI. There will be a short delay, then acquisition is stopped.

b) MASTER: If the master station is be acquired, continue with d, below.

c) SECOND:

If a secondary station is to be tracked, recall the approximate time-of-arrival difference by pushing the SEC.TD. function key. necessary, enter the correct SEC.TD. for the secondary to be acquired (see sections 3.4.1.1, 3.4.1.2, and 3.4.1.3). If SEC.TD is zero, continue with d, below. If a particular secondary is to be acquired (SEC.TD. not zero), it may be necessary to use a SEC.TD. slightly different from that determined in section 3.4.1.2. However, before trying a different SEC.TD., complete d, below and try acquisition at least once more. If this has been done, two alternate approximations for should be tried. Increase the approximation determined in section 3.4.1.2 by 2500 usec and attempt acquisition. does help, decrease the initial not and approximation by 2500 usec acquisition. At this point, if SETTLE has not been reached, there are several possible reasons for the lack of success. First, the desired station may be too far away or the signal-to-noise ratio may be less than about -10 dB. It may be possible to improve the signal-to-noise ratio by moving the antenna away from noise sources such as power lines and transmitters. Second, it may not be possible for the receiver to locate the master. remedy this, set SEC.TD. to zero and use one of the methods discussed in section 3.4.1.3 to identify the secondary being tracked. there may be a hardware failure in the receiver.

- d) Hardware: Make sure the antenna is located away from noise sources and the coupler housing is connected to a good ground. Check the antenna connection on the rear panel of the receiver. Finally, be sure that a suitable reference is connected to the EXT REF input and that the toggle switch on the MPU/MEMORY circuit board is set to the same frequency as the external reference. Retry acquisition.
- 3.4.3 SETTLE -- After selecting a Loran-C station, the receiver enters the SETTLE mode. The ACQUIRE LED goes off and the SETTLE LED comes on. In this mode the receiver locates the end of the third cycle of the Loran-C pulse (normal tracking point) and settles to the zero crossing of the 100KHz carrier. The nominal values for receiver gain and Loran-C cycle number, used to determine error conditions in the TRACKING mode, are established during this period. Averages for relative noise and BLINK, and a preliminary value of frequency offset are calculated.
- 3.4.3.1 The length of time the receiver remains in the SETTLE mode is determined by the receiver time constant and the signal-to-noise ratio, with the signal-to-noise ratio causing the greatest variation in the SETTLE time. If the SNR is better than +10 dB, the receiver will usually settle to the TRACKING mode in less than 5 minutes. For a SNR of -10 dB, the settle time may be as long as 30 minutes. If the TRACKING mode has not been reached after about 60 minutes, acquisition should be restarted.
- 3.4.4 TRACKING -- When the Model 2100 leaves the SETTLE mode and enters the TRACKING mode, the SETTLE LED goes out and the green TRACKING LED comes on. In this mode, all outputs, hardware and calculated, are available and the Loran-C signal is continuously monitored for error conditions such as BLINK, CYCLE error, and loss of signal. A time-of-coincidence synchronization can now be done and the receivers "slewable" lPPS can be synchronized to Universal Coordinated Time.

3.5 TRACK AND STATUS INDICATORS

- 3.5.1 When the Model 2100 enters the TRACKING mode, the TRACKING LED turns green. If a possible problem with the Loran-C signal or the receiver is detected, the TRACKING LED will either alternate between red and green, or will be on continuously. The error conditions checked for are discussed in section 3.5.3.
- 3.5.2 The occurance of an error condition is indicated in two ways. LED indicators on the front panel show the current status of the receiver. When a problem occurs, the appropriate LED is turned on as an immediate indication. For three errors, including BLINK, CYCLE, and loss of signal, the indicators are turned on when the error begins and off when it ends. The TRACKING LED begins alternating when the error begins and continues alternating after the error condition passes.
- 3.5.2.1 The status of TOC is indicated by the TOC LED. If a TOC error occurs, the TOC LED turns red, but the TRACKING LED does not begin alternating. The LED will stay red until TOC is cleared or the synchronization is restarted.
- 3.5.2.2 TRACKING status is indicated by the TRACKING LED, which doubles as a general error indicator as mentioned above. If the tracking mode has not been reached or the station is inactive, the LED will be off. When the receiver enters the tracking mode the green half of the two-colored TRACKING LED is turned on. If the Loran-C signal is lost or if the external reference disappears (externally or internally) the TRACKING LED turns red. This will last as long as either of these conditions is true. If the Loran-C signal is lost, the receiver stops moving its tracking strobes, except to account for the "learned" frequency offset of the external reference. When the signal returns, normal tracking resumes, with the LED alternating. the external reference is lost, the receiver stops tracking and cancels When the reference returns, the LED begins alternating. Acquisition and time synchronization will have to be restarted.

- 3.5.3 Besides indicating an error on the front panel, the receiver remembers that the error occured, until cleared by the operator. If an error occurs and disappears while the receiver is unattended, the operator will be aware of the problem and can decide if the error affected the timing or frequency measurement. To examine the status of the receiver, push TRACK DATA, 8. The output is a combination of eight dashes and "E's", where each character represents one of eight errors. The following paragraphs discuss the eight errors (left to right on the numeric display).
 - 1) The left digit indicates that the receiver is in the acquisition mode when an E is displayed. Its primary function is to indicate on the IEEE-488 bus that the receiver is in the acquisition mode.
 - An E in the second digit indicates that the tracking strobe and the "fixed" lPPS did not coincide at the correct time. On the front panel, the TOC LED will be red. This error does not cause the TRACKING LED to alternate.
 - 3) The third position from the left indicates that a TOC synchronization has not been started or has not yet occured. When the synchronization is complete, the E is replaced with a dash. The dash remains until the TOC sequence or acquisition is restarted, or until TOC is cancelled.
 - The next error position indicates that TRACKING and TOC have been terminated, due to a loss of the external reference. This error can be caused by removing the reference from the rear panel, or by a hardware failure in the receiver. When the reference is lost, the TRACKING LED turns red and the LCD display shows the receiver status, "--EE---E", indicating not tracking,

no TOC and loss of reference. When the reference returns, the TRACKING LED begins to alternate. Acquisition and TOC will have to be restarted.

CAUTION:

It will probably be necessary to reset the internal clock, if the reference is lost, before doing a time synchronization.

- 5) The next position indicates that the Loran-C signal is blinking or was blinked. At the start of "blink" the front panel BLINK LED comes on setting this error position. At the end of blink the LED is turned off, the TRACKING LED continues to alternate, and this error position stays set.
- 6) Before the Model 2100 can begin normal tracking of the Loran-C signal, it must locate the third cycle of the To do this, the slopes between adjacent positive peaks are calculated and compared to the known shape of a Loran-C pulse. The end of the third cycle is the positive going zero crossing of the 100KHz carrier, located between two peaks for which the cycle number calculation produces a value of 2.5-3.5. The variation of this number from 3.0 is due primarily to the distortion of the pulse as it propagates through the natural bandpass filter between the transmitter and The distortion is caused by the unequal delay of the various frequencies that make up a Loran-C pulse. When the Model 2100 enters the TRACKING mode, the current cycle number is saved as the "nominal" value. A variation of the cycle number exceeding ±0.5 causes a cycle error. The cycle LED is turned on and the TRACKING LED begins to alternate. A cycle error does not necessarily indicate that the receiver is tracking the wrong cycle. However, if the error continues, the receiver may have settled on the wrong cycle or may have skipped cycles.

- When the receiver enters the TRACKING mode, the gain is saved as a "nominal" gain. If the receiver gain changes by at least ±10 dB, first order tracking of the Loran-C pulse is stopped. The second order correction, which is the frequency offset of the local reference, is still applied to the tracking strobes. The TRACKING LED turns red and the seventh indicator is set to "E". When the signal returns to normal, the TRACKING LED begins to alternate, indicating an error.
- 8) This indicator is set to "E" until the receiver enters the TRACKING mode, at which time it is changed to a dash. The dash remains until tracking is stopped or until acquisition is restarted.
- 3.5.4 To clear the error indicator, enter 0 TRACK DATA 8. If the error condition no longer exists the "E" will be replaced by a dash and the TRACKING LED turns green. If the error is still valid, the "E" will reappear within one second and the TRACKING LED continues to alternate. All errors, except for 3 and 8, are cleared (set to a dash) when acquisition is started or when normal tracking is stopped.


3.6 TIME SYNCHRONIZATION

- 3.6.1 To synchronize the Model 2100 with Universal Coordinated Time, the requirements are as follows:
 - A) The Model 2100 must be in the TRACKING mode.
 - B) A one-pulse-per-second (lPPS) that has been coarsely set to UTC must be connected to the EXT lPPS input on the rear panel of the receiver.
 - C) The receiver's time-of-day must be set to the correct UTC second.

D) The first time-of-coincidence for the date the synchronization is to be performed must be entered into the receiver.

The first requirement (A) is satisfied by following the instructions in section 3.4. The remaining requirements are discussed in the following paragraphs, along with a description of Loran-C timing.

- 3.6.2 The Loran-C system is made up of chains of transmitters, consisting of one master station and two or more secondary stations. Each station transmits a group of 8 pulses, spaced 1 msec apart, with a carrier frequency of 100KHz. The time interval between successive transmissions of the pulse group from a station is called the Group Repetition Interval (GRI), and is the same for all stations in a particular chain. Different chains have different GRIs to minimize interference and to permit identification of the chain.
- 3.6.2.1 Within a chain, the order of pulse group transmissions is master first, followed by each of the secondaries. To prevent the overlap of two pulse groups from stations with the same GRI, time delays are introduced between the transmission of the master and the transmission of each of the secondaries. The order of transmission for each of the current Loran-C chains is shown in Table A-1 in the appendix.
- 3.6.3 Timing, using Loran-C, is accomplished by synchronizing the receiver 1PPS to the tracking point of the RF, during the GRI that is coincident with a UTC second. The normal tracking point is the zero crossing at the end of the third cycle of the 100KHz carrier, of the first pulse in the group. The resulting 1PPS is related to UTC and differs from UTC by the "Total Timing Delay" (TTD). The Total Timing Delay is the sum of the following delays. Refer to figure 3-2.
 - Antenna Coupler Delay -- This time delay includes the delay through the antenna coupler and the antenna leadin cable. It is usually on the order of 10 μsec for the AUSTRON Model 2026W Whip antenna. This delay is not shown in figure 3-2, but it must be included if timing to better than 10 μsec is required.



3-23

FIGURE 3-2.

- 2) Receiver Delay -- The receiver delay is composed of amplifier delays and the delay through the 40KHz bandpass filter. It is measured at the factory and recorded on a label attached to the plastic pull tab on the 1st RF Amplifier printed circuit board.
- Cycle Correction -- A UTC second at a time-of-coincidence is related to the start of the Loran-C pulse. Therefore, the cycle of the 100KHz carrier being tracked must be accounted for. Since the Model 2100 tracks the end of the third cycle, a correction of 30 μsec must be made. If any other cycle is being tracked, a correction, equal to the number of cycles times 10 μsec per cycle (# of cycles x 10 μsec), should be used (see section 3.7 for a discussion of cycle determination).
- Propagation Delay -- The propagation delay is the time required for the Loran-C to travel from the transmitter to the receiver. This is the hardest correction to estimate, because the propagation speed of the Loran-C signal varies significantly as it passes over different surfaces (sea water, fresh water, dry soil, marshes, mountains, etc). An average propagation speed of 3.3413805 x 10⁻⁶ second/KM can be used which should, in most cases, give an estimated delay within ±5 μsec of the correct value provided the distance from the transmitter is known to better than about ½ kilometer.
- 5) Total Emission Delay -- The Total Emission Delay (TED) is the delay from the transmission of the master pulse group to the transmission of a secondary pulse group, as shown in Table A-1. For the master, this delay is zero.
- 6) USNO Correction -- The United States Naval Observatory

Time Service Publication, Series 4 (Daily Phase Values and Time Differences) is issued weekly, listing the observed phase and/or time differences between Loran-C stations and the USNO master clock, UTC (USNO, MC). Refer to the appendix for information on this publication.

Once the total timing delay is known, the "slewable" lPPS in the Model 2100 can be moved earlier in time (with respect to the "fixed" lPPS, which is synchronized to the Loran-C pulse and which will always occur after a UTC second) to produce an "on time" lPPS.

- 3.6.4 Requirement B, above, states that a coarsely set 1PPS is required to do a time synchronization. The general requirement is that the 1PPS must occur before the Loran-C pulse, which was emitted during the first GRI after a time-of-coincidence, arrives at the receiver site. That is, at a time-of-coincidence, the 1PPS must occur within one GRI before the arrival of the Loran-C pulse.
- 3.6.4.1 An alternate approach for setting the coarse 1PPS is to set it so that it occurs within the 10 msec period ahead of UTC. If WWVB is being used, for example, synchronize the external 1PPS to the received WWVB "tic", then advance it in time by the approximate propagation time from the WWVB transmitter. This will give a 1PPS which is close to UTC. To ensure that the 1PPS occurs ahead of UTC, advance it an additional 5 msec. By doing this, the external 1PPS should occur before the Loran-C pulse arrives, even if the station tracked is a master. For a secondary, the setting of this pulse is less critical, because no secondary will be transmitted less than 10,900 µsec after a UTC second at a time-of-coincidence.
- 3.6.4.2 Once a suitable 1PPS is obtained, connect it to the EXT 1PPS input on the rear panel of the receiver and synchronize the "fixed" 1PPS to the external 1PPS by entering zero, then push the 1PPS SLEW function button. This function button is normally used to move the "slewable" 1PPS in time. However, to do a time synchronization these two pulses must be synchronized. The output of the 1PPS SLEW function is

the measured time interval between the occurance of the receiver "slewable" and "fixed" pulses. When the time interval is positive the "fixed" lPPS occurs before the "slewable" lPPS. If it is negative, the "fixed" lPPS occurs after the "slewable" lPPS. If the time interval is increased in either the positive or the negative direction, the sign of the time interval will change when the interval exceeds 0.5 second and the absolute value of the measurement will approach zero (with the new sign). This method of operation was chosen for two reasons:

- there is no relationship between these two pulses beyond one second, and
- 2) because it can be set on time, the "slewable" lPPS is used as the reference, with the location of the "fixed" lPPS measured with respect to this reference (+ and -).
- 3.6.4.3 If an external lPPS is not available or cannot be adjusted to the required accuracy, the "slewable" lPPS in the Model 2100 can be used to do the TOC synchronization. Using the lPPS SLEW function in the receiver, move the "slewable" lPPS in time until it is set as described in section 3.6.4.1. Using a short piece of coaxial cable, connect the "slewable" lPPS output on the rear panel of the receiver to the EXT lPPS input. Synchronize the "fixed" lPPS to the external lPPS by entering zero, then push lPPS SLEW. Leave the external lPPS connected until the TOC synchronization is complete.
- 3.6.5 After connecting the coarsely on time external 1PPS to the receiver, satisfy requirement C by setting the internal 24 hour clock to UTC. To set the clock, enter a time which is several seconds in the future. When the time entered is reached, and before the next second, push the UTC function button. Verify that the internal clock agrees with the correct time.
- 3.6.6 To do a TOC synchronization properly, a valid time-of-coincidence, for the date of the synchronization, must be entered (Requirement D). This gives the receiver a starting point for calculating a TOC time in the future of current time. To determine the

first TOC of the day, locate the date of the synchronization, for the GRI being used, in the United States Naval Observatory Time Service Publication, Series 9 (see appendix). Enter the first TOC for that date and push FIRST TOC.

CAUTION:

The receiver time is set to UTC and the first TOC of the day is UTC. When the date of the first TOC is determined, be careful to account for a date difference between local time and UTC. For example, if the time is 19:10:00 CDT on May 2nd in Austin, Texas, it is 00:10:00 UTC on May 3. Therefore, the first TOC of the day for May 3rd should be used.

- 3.6.7 After the four requirements are satisfied, the Model 2100 is ready to do a TOC synchronization. There is, however, one additional entry which the operator may wish to make.
- 3.6.7.1 If a nonzero entry for TOC ADJUST is made before a TOC synchronization, the Model 2100 will automatically slew the "slewable" lPPS by the amount entered, after the lPPS has been synchronized to the Loran-C at a time-of-coincidence. Normally, this number will be negative, so that after the lPPS is slewed, it will occur earlier in time than the "fixed" lPPS, by the total timing delay determined in section 3.6.3. If the synchronization is done correctly, the result will be a lPPS output that is coincident with UTC, with an error equal to the error of the total timing delay calculation.
- 3.6.7.2 When the receiver's "fixed" lPPS and "slewable" lPPS are synchronized to the external lPPS (0, lPPS SLEW), the time difference between these pulses (as displayed by lPPS SLEW) will be approximately +0.6 µsec. The reason for this is the difference in electronic paths within the receiver. For this reason, TOC ADJUST should be entered as the total timing delay plus the difference between the "slewable" lPPS and the "fixed" lPPS.

EXAMPLE: Total Timing Delay (TTD) = 24,572.45 μ sec lPPS Difference = 0.54 μ sec enter a TOC ADJUST = -24,572.99 μ sec

- 3.6.8 To start the TOC synchronization process, enter 1, then push BEGIN TOC. The TOC LED begins to alternate between red and green and the numeric display shows the next TOC time (output of BEGIN TOC function button). At one second before the TOC time the receiver will respond in one of three ways:
 - If the receiver has not entered the TRACKING mode, the TOC LED continues to alternate and the next TOC time is calculated. The previous TOC time becomes the "FIRST TOC" and can be displayed by pushing, FIRST TOC. This will be repeated every TOC time until the receiver begins normal tracking.
 - 2) If the receiver is tracking, the TOC LED will turn red. When the TOC time is reached, the LED changes from red to green, indicating that the synchronization has occured. At this TOC time, a hardware synchronization is performed. That is, the "slewable" 1PPS and "fixed" 1PPS dividers are reset to zero when the Loran-C signal arrives, after the external 1PPS occurs. 2100 keeps track of future times-of-coincidence, and one-second before those times, it turns the TOC LED One second later (at the new TOC time) the LED turns green, if the "fixed" 1PPS and the tracking strobe (hardware pulse which occurs at the zero crossing of the 100KHz carrier of the first pulse in the group) coincide. As long as this LED is green, there was a hardware coincidence at the last TOC time. If there is no hardware coincidence, the TOC LED will remain red, indicating a possible problem. "good" TOC time and the TOC time when the problem was detected are saved as the FIRST TOC and BEGIN TOC outputs, respectively.

- If the receiver is in the TRACKING mode, the LED will turn red. When the TOC time is reached (one second later), the LED stays red, indicating an error in the synchronization. It will stay red until TOC is cancelled or restarted. If this occurs, make sure the external lPPS is connected and the internal "slewable" lPPS and the "fixed" lPPS have been synchronized to the external lPPS, and start the TOC sequence again.
- 3.6.9 During the two or three seconds after the initial synchronization, the "slewable" lpps is moved in time by the amount entered through TOC ADJUST. Push lpps SLEW to display the time interval between the internal "slewable" lpps and "fixed" lpps and verify that it is the same as TOC ADJUST, less the initial internal lpps difference.
- 3.6.10 To determine the time interval between the external lPPS and the "fixed" lPPS, push TRACK DATA, 9. After a short delay, the time interval displayed will be positive (no sign) if the "fixed" lPPS occurs ahead (early) of the external lPPS, and negative (minus sign displayed) if the "fixed" lPPS occurs after the external lPPS (later).

NOTE: It is not necessary to leave the external lPPS connected to the Model 2100 after the synchronization is complete. It is not required for subsequent TOCs. However, it must be present to measure the external-internal lPPS time interval. If the external lPPS is not connected, TRACK DATA, 9 will still give a number, but it will not be correct.

The interval between these two pulses will be equal to the total timing delay if the external lPPS is synchronized to UTC. If the "slewable" lPPS is used for the synchronization, the time difference will be the same as the lPPS SLEW measurement, because the two pulses used are the same in both measurements, and because the "slewable" lPPS is also synchronized to the Loran-C at a time of coincidence.

- 3.6.11 After a successful time synchronization, the Model 2100 keeps track of subsequent times-of-coincidence, comparing the time-of-day when a hardware coincidence occurs to the calculated next time-of-coincidence. At one second before a time-of-coincidence, the TOC LED turns red. One second later, at the time-of-coincidence, the LED turns green. As long as this LED is green, the receiver is should still be synchronized to UTC. If a hardware time-of-coincidence occurs at the wrong time, or if there is no hardware coincidence at the next time-of-coincidence, the TOC LED turns red, indicating an error. It remains red until TOC is cancelled or restarted.
- 3.6.12 Because of the various corrections that must be applied to do very accurate Loran-C timing, many users may wish to obtain a "clock visit". That is, a portable clock, usually derived from an atomic standard, is brought to the users' site. Using the UTC synchronized IPPS from the clock, a TOC synchronization is done and the total timing delay, which includes all the delays discussed in this section, is determined. The delay, the GRI and name of the Loran-C station being tracked, and the date should be recorded. permits, two or more acquisitions and time synchronizations should be done, to verify that the receiver is consistently picking the correct cycle. In addition, it is highly recommended that this same information be determined for all Loran-C stations that can be received. other stations can then serve as backups if the primary station is off the air for an extended period of time. If more than one receiver is located at a site, this data should be collected for those receivers, In other words, a "clock visit" is usually very expensive and should be used to the user's greatest advantage.

3.7 CYCLE DETERMINATION

3.7.1 Accurate time synchronization has not been accomplished when the receiver's internal 1PPS has been synchronized to Loran-C. The 1PPS obtained from the TOC synchronization is very precise, since it is derived from the phase corrected 1MHz, which is

locked to Loran-C. However, it is not very <u>accurate</u>, since the various delays (see section 3.6) have not been removed.

- 3.7.2 One delay which needs to be known accurately, to synchronize the local time to within 10 μsec of UTC, is that delay caused by the receiver tracking the third cycle of the 100KHz carrier, rather than the beginning of the pulse. The tracking point is a compromise between the no signal, time synchronized start of the pulse, and the seventh or eighth cycle, where the SNR is much better, but where skywave interference is most likely to occur.
- 3.7.3 It does not matter which cycle is being tracked, as long as the operator knows which cycle it is and what SNR and skywave problems may be encountered. When the Model 2100 enters the TRACKING mode it has decided that it is tracking at the end of the third cycle, which means a 30 μ sec correction must be applied. If the station is within 1000 statute miles, the receiver cycle determination is very good. Beyond 1200 statute miles (ground wave signal) there may be a ± 1 cycle variation in the cycle picked as the third cycle, due to the distortion of the Loran-C envelope.
- 3.7.4 The cycle number calculated by the receiver and displayed by TRACK DATA 5, can vary from 2.0 to 4.0 and still indicate that the receiver is on the third cycle. Before the receiver enters the TRACKING mode, it settles on a zero crossing where the calculated cycle number is 2.50 to 3.50. This allows for significant distortion of the envelope. After entering the TRACKING mode, the cycle number is allowed to vary by ±0.5, thus giving the possible range of 2.0 to 4.0. However, the cycle number will rarely exceed the 2.5-3.5 limits.
- 3.7.5 If the cycle being tracked is in doubt, there are two methods which may be used to determine the correct cycle. The first method is to do a TOC synchronization, account for all the delays, then compare the resulting lPPS with an external lPPS which is known to be accurate to within 5.0 μ sec. This will usually be good enough to determine the cycle being tracked.

- 3.7.6 The second method is to cause the Model 2100 to scan the pulse, producing a filtered representation, which can be recorded on a linear chart recorder and analyzed by the operator. The procedure is as follows.
- 3.7.6.1 Before doing a scan, the receiver should have been in the TRACKING mode for at least 15 minutes. Connect a linear chart recorder to the SCAN STROBE output on the rear panel of the receiver and adjust the recorder zero to the center of the chart, with the recorder range set for 10 volts full scale. To start the scan, enter a number from 1 to 6, then push SCAN STROBE. The number entered determines the scan rate, with 1 the fastest rate and 6 the slowest rate. The fastest scan takes about 2 minutes and should give a good scan for noise numbers up to about 25. The scan time should be lengthened for higher noise numbers. The longest scan takes about 1.5 hours and should be used only when the noise number is higher than about 750. The chart recorder speed should be adjusted to give a separation between positive peaks of approximately 1/2 of an inch. The following chart shows the number of GRIs sampled during the scan and the length of time required to complete the scan for each of the rates, using a GRI of 100,000 µsec. All existing Loran-C rates will require less time for a scan.

SCAN RATE	# OF GRIS	SCAN TIME
1	1,600	2.67 minutes
2	3,200	5.33 minutes
3	6,400	10.67 minutes
4	12,800	21.33 minutes
5	25,600	42.67 minutes
6	51,200	1.42 hours

3.7.6.2 When the scan is started the SCAN STROBE output on the numeric display shows the current location of the scan with respect to the third cycle tracking point, beginning at $-50\mu sec$ and ending at $+50\mu sec$. When the scan reaches the tracking point, the linear output is set to zero. It remains zero for 2 μsec of scan, then continues with the

normal output. This zero period identifies the tracking point on the recording. At the end of the scan the receiver returns to normal tracking, which was suspended during the scan.

3.7.6.3 The method for determining the end of the third cycle requires that the front of the pulse be located first. Using a pencil and ruler, draw 2 straight lines on the chart record, connecting the first 4 or 5 peaks (one line through the positive peaks and one through the negative peaks). The zero-crossing of the 100KHz carrier nearest the intersection of the lines is the beginning of the first cycle. Alignment of the envelope with the carrier will not always be exact; the intersection of the envelope lines may not always occur exactly on an extrapolated zero-crossing of the carrier. Incorrect alignment of carrier cycles and envelope at the transmitter or dispersion in the propagation medium may account for the apparent misalignment. However, these effects cannot normally account for more than one-half cycle error, so that positive third cycle identification may still be accomplished easily.

3.7.6.4 After locating the start of the pulse, count back on the pulse three full cycles of the 100KHz carrier to locate the end of the third cycle. Since the Model 2100 tracks the carrier at a positive going zero crossing, the difference between the receiver tracking point and the third cycle determined above should be a multiple of full cycles of the carrier. If not, the beginning of the pulse was not correctly determined. When the correct cycle is located, count the number of cycles between the correct cycle and the receiver tracking point. the correct cycle is to the left (earlier in time) of the receiver tracking point, enter the number of cycles to be moved (6 maximum), push the +/- key, then TRACK DATA 5. If the correct cycle is to the right (later in time) of the receiver tracking point, enter the number of cycles to be moved (6 maximum), then push TRACK DATA 5. tracking point is changed, the receiver will not allow an additional shift for a period of time determined by the average noise number at the time of the shift and the GRI. During this delay, the new nominal cycle number and gain are determined, which will be used to determine cycle errors and loss of signal. The following table shows the amount of delay for a GRI of 100,000 µsec and various noise numbers.

NOISE NUMBER (Range)	DELAY	# OF GRIS
<u>≤</u> 4 5-8	13 seconds	128
5-8 9-16	26 seconds 51 seconds	256 512
17-32	1.7 minutes	1024
33-64 65-128	3.4 minutes 6.8 minutes	2048 4096
129-256	13.7 minutes	8192
>256	27.3 minutes	16,384

- 3.7.7 An alternate method for locating the end of the third cycle, involves counting half cycles of the carrier wave. This method is quite useful in high noise conditions where it can be difficult to locate the front of the pulse. However, its usefulness may be greatly limited when skywave is present.
- 3.7.7.1 After obtaining the pulse scan, locate the largest amplitude, positive half cycle of the carrier. This should be the seventh positive peak. Starting at the seventh peak, count backwards to the fourth peak. The zero crossing in front of this peak (peak at 32.5 μ sec) is the end of the third cycle. When the correct cycle is determined, move the receiver tracking point as described in section 3.7.6.4.

3.8 FREQUENCY MEASUREMENT

3.8.1 Another benefit of the high stability of the Loran-C groundwave and the use of cesium standards for transmissions, is the ability to make very accurate frequency comparisons. While a stationary receiver is tracking a Loran-C signal, the change in the receiver's tracking hardware to keep it on the zero crossing of the 100KHz carrier is directly proportional to the frequency difference between the transmitter's cesium standard and the local reference being used by the receiver. If the change in the receiver's tracking point (Δ t) for a specific period of time (T) is known, it can be shown that,

$$\frac{\Delta f}{f} = -\frac{\Delta t}{T}$$

where $\Delta f/f$ is the relative frequency of the local frequency source. The Model 2100 keeps track of the phase shift and calculates the frequency offset automatically.

- 3.8.2 When the Model 2100 enters the SETTLE mode after finding the Loran-C pulse, it begins to "learn" the frequency offset of the local reference. By the time the TRACKING mode is reached, the offset has generally been determined to within a few parts in 10°. The estimated offset can be displayed by selecting TRACK DATA 4. Shortly after starting to track, the display might be "E09 3.3, which represents an offset of 3.3 parts in 10°. Because there is no sign in front of the number, 3.3, the frequency of the local reference is high with respect to the transmitter's cesium standard. If a minus sign is displayed, the local reference is low in frequency. As tracking continues the frequency offset calculation will gradually approach the offset of the local reference.
- 3.8.3 There are two factors which will influence the rate at which the frequency offset calculation approaches the final answer. These include the receiver's time constant and the signal-to-noise ratio (SNR) of the received Loran. Both of these factors also affect the stability of the calculation when the offset is better than 1 part in 10¹¹.
- 3.8.3.1 When the receiver power is turned on, the time constant is set to 2. This average time constant should provide good receiver response and a stable frequency offset calculation for reference offsets as low as 1 part in 10¹¹ and noise numbers less than 100. Under these conditions, this accuracy should be reached in less than 2 hours. For frequency offsets lower than 1 part in 10¹¹ or when the noise number exceeds 100, a time constant of one or zero should be used to provide greater averaging and to reduce the variation of the offset calculation due to noise. This will also lengthen the time for the calculations to settle.
- 3.8.4 Besides the automatic calculation of frequency offset, the Model 2100 also displays the total phase shift of the receiver, which can be used to manually calculate the frequency offset. The output of the O/FS key is the total phase shift, accumulated since the receiver entered the TRACKING mode, or since the offset was reset to

zero. The advantage of this calculation is that it can be a long term average of the frequency offset, rather than the relatively short term average output by TRACK DATA 4.

- 3.8.4.1 When the receiver enters the TRACKING mode, the accumulated phase shift is set to zero. As tracking continues, the phase shift accumulates at a rate determined by the local reference. To calculate the frequency offset, record the phase shift and the time. Some time later, record the new phase shift and time. Divide the change in the phase shift, in seconds (multiply the displayed offset by 10^{-6}), by the time between measurements, in seconds. For example, the following data was collected:
 - 1) TOTAL PHASE SHIFT = $0.04 = 4 \times 10^{-8}$ second TIME = 11:27:30
 - 2) TOTAL PHASE SHIFT = $0.17 = 17 \times 10^{-8}$ second TIME = 11:47:30

CHANGE IN PHASE SHIFT (Δt) = 0.17 - 0.04 = 13 x 10⁻⁸ second TIME BETWEEN MEASUREMENTS = 11:47:30 - 11:27:30 = 1200 sec. FREQUENCY OFFSET = $\frac{13 \times 10^{-8} \text{ sec}}{1200}$ = 1.08 x 10⁻¹⁰

If the total phase shift at the start of the measurement is subtracted algebraically from the total phase shift at the end of the measurement, a positive result indicates that the local reference is slightly higher in frequency than the Loran-C reference. A negative result indicates a slightly lower frequency.

3.8.5 The first two methods are good for determining the average frequency offset of the local reference. However, there may be no indication of short term changes in frequency, frequency offset reversal, or abrupt phase changes. For this reason, the Model 2100 provides a voltage output, equivalent to the numeric phase shift output discussed above. A linear recorder that can take a one volt input can be connected to the PHASE RECORD output on the rear panel and a continuous record of phase changes obtained.

NOTE: The value of the voltage output may not equal the numeric output. However, the change in both outputs will be equal for the same period of time.

- 3.8.5.1 To use the PHASE RECORD output, connect the recorder and adjust its controls for one volt full scale, with zero along one edge of the paper. A recorder speed of 0.25 to 1 inch per hour should be adequate. To check the recorder zero, enter zero, then push 0/FS. This causes the PHASE RECORD output to go to zero volt. To check full scale, enter 1, then push 0/FS. This produces a one volt output. Adjust the recorder as necessary. Push 0/FS again to return to normal operation.
- 3.8.5.2 The PHASE RECORD output represents one or ten microseconds, full scale, entered through the RANGE key. When the recorder is ready, enter 1 or 10, then push RANGE. When the total phase shift reaches the range limit, the linear output returns to zero volt.
 - NOTE: The total phase shift shown on the numeric display does not reset at the RANGE limit as does the linear output on the rear panel. The upper limit of this number is the GRI. At that point it will reset to zero.
- 3.8.5.3 To determine the frequency offset from the chart record, a procedure similar to that discussed in section 3.8.4 is used. Determine the total phase shift from the record. Be careful to take the range into account. Divide the total phase shift by the period of the measurement to determine the frequency offset. If the slope of the recording is positive, the local oscillator is high in frequency. If it is negative, it is low in frequency.

3.9 ABBREVIATED ACQUISITION PROCEDURE

3.9.1 The following is an abbreviated discussion of the acquisition process, intended as a quick reference for the experienced operator. It will be assumed that the material presented in sections 3.1 through 3.5 has been read.

3.9.2 General Requirements

- 3.9.2.1 Antenna, properly installed and connected to the receiver.
- 3.9.2.2 Power, AC and/or DC, available and properly connected.
- 3.9.2.3 External frequency source, 1,5 or 10MHz, connected to the receiver. Toggle switch, Sl, on the MPU/ Memory board set to the position corresponding to the frequency of the external reference.
- 3.9.3 Master Acquisition
- 3.9.3.1 Enter the Group Repetition Interval (GRI).
- 3.9.3.2 Enter 1, then push MASTER.
- 3.9.3.3 TRACKING mode is entered when the TRACKING LED lights.

3.9.4 Secondary Acquisition

- 3.9.4.1 Enter the Group Repetition Interval (GRI).
- 3.9.4.2 If the receiver is to select the secondary to be tracked, set SEC.TD. to zero. If a particular secondary is to be acquired, enter the appropriate SEC.TD.
- 3.9.4.3 Enter 1, then push SECOND.
- 3.9.4.4 TRACKING mode is entered when the TRACKING LED lights.

3.9.5 Receiver Status, TRACK DATA 8

- 3.9.5.1 Reading left to right, the indicators are:
 - Acquisition in progress.
 - TOC error. TOC stopped, TOC LED red.
 - 3) TOC synchronization has not yet occured, or sequence has not been started.

- 4) TRACKING and TOC have been stopped due to loss of external reference.
- 5) The station is or has been blinking.
- 6) The cycle number is or has been out of range.
- 7) The tracking servos have been locked due to a loss of the RF. Normal tracking should resume when the signal returns.
- 8) The receiver is not yet in the TRACKING mode.

3.10 ABBREVIATED TOC PROCEDURE

3.10.1 The following is an abbreviated discussion of the time synchronization process, intended as a quick reference for the experienced operator. It will be assumed that the material presented in sections 3.6 and 3.7 has been read.

3.10.2 General Requirements

- 3.10.2.1 Receiver is in the TRACKING mode or will be before TOC synchronization is attempted.
- 3.10.2.2 EXTERNAL 1PPS input is connected to a suitable source.

3.10.3 Time Synchronization

- 3.10.3.1 Enter 0, then push lPPS SLEW to synchronize the internal lPPS to the external lPPS.
- 3.10.3.2 Set internal time-of-day clock to UTC.
- 3.10.3.3 If the "slewable" lPPS is to be shifted automatically after time synchronization is accomplished, enter the amount of slew (including sign), using TOC ADJUST.
- 3.10.3.4 Determine the first TOC of the day in the TOC tables and enter through FIRST TOC key.
- 3.10.3.5 Enter 1, then push BEGIN TOC to start the synchronization sequence.
- 3.10.3.6 Synchronization is finished when the TOC LED turns green.

AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

4.0 IEEE-488 GENERAL PURPOSE INTERFACE BUS

4.1 SCOPE OF SECTION

4.1.1 The General Purpose Interface Bus (IEEE-488-1978) option for the Model 2100 receiver is described in this section. Included are a list of device commands and a discussion of output data formats. It is assumed that the reader is familiar with the GPIB and knows the capabilities of the controller to be used. If this option is to be installed at the customer's site, refer to the installation instructions in section 4.6.

4.2 DESCRIPTION AND SETUP

- 4.2.1 The General Purpose Interface Bus option for the Model 2100 Loran-C Timing Receiver is designed to operate with any bus controller that conforms to the IEEE-488-1978 specification. With appropriate software, the receiver can be programmed to acquire and track a Loran-C station. All measured or calculated data, and receiver status, presented on the front panel, are also available to the controller on the bus. Commands and data are transmitted as strings of ASCII (American Standard Code for Information Interchange) characters.
- 4.2.2 The Model 2100 can also be operated in the "talk only" mode. That is, in a bus arrangement where there is no controller, the receiver can be made to "talk" the data being displayed on the front panel, to a recording device, such as a line printer. New data is transmitted once a second.
- 4.2.3 The device capability of the Model 2100 GPIB option is shown below the IEEE-488 connector on the rear panel. These codes identify the complete set of interface functions contained within this

option. A brief discussion of each is given below. For more detail, please refer to ANSI/IEEE std. 488-1978 (IEEE Standard Digital Interface for Programmable Instrumentation).

1)	SH1	has complete "source handshake"
		capability.
2)	AH1	has complete "acceptor handshake"
		capability.
3)	T1	this interface can operate in the
		talk only mode in systems without
		a controller. It will also respond
		to a serial poll by the system
		controller.
4)	L2	this interface can operate as a
		basic listener; it has no listen
		only capability.
5)	SR1	can request service asynchronously
		from the controller in charge of
		the bus.
6)	RL1	can be programmed remotely. While
		in remote mode, no local programming
		is possible.
7)	PP0	has no parallel poll capability.
8)	DC0	has no device clear capability.
9)	DT0	has no device trigger capability.
10)	C0	cannot act as a controller.
11)	El	uses open collector bus drivers.

4.2.4 To prepare the Model 2100 receiver for use on the bus, make sure receiver power is OFF and connect a GPIB cable (not supplied) to the IEEE-488 connector on the rear panel. Connect the other end of the cable to a bus controller, or to a "listen only" device such as a printer. Set the five address switches (rocker switches) to an appropriate bus address. The address switches form a five bit binary number, where the right-hand switch is the least significant bit.

NOTE: When the address of the Model 2100 is changed, power must be cycled to enter the new address.

- 4.2.5 The second rocker switch from the left selects ADDRESSABLE (0) or TALK ONLY (1). If the receiver is to be used with a controller, select ADDRESSABLE. If no controller is present select TALK ONLY.
- 4.2.6 The left-hand switch is used to enable or disable the service request feature of the bus interface (see section 4.5). Set this switch in the appropriate position.

4.3 DEVICE COMMANDS

- 4.3.1 Programming the Model 2100 receiver by way of the GPIB is very similar to programming from the front panel. Data is entered by depressing the appropriate numeric keys, then a function key. Data is recalled by depressing a function key. The two main differences between front panel and GPIB data entry/recall are as follows:
 - Data programming commands are transmitted in ASCII, and
 - The function keys are represented by a two character code.

EXAMPLE: Enter GRI of 79800 microseconds.

- a) Front Panel: Depress numeric keys "7, 9, 8, 0, 0" and depress function key "GRI".
- b) GPIB: Transmit in ASCII "7, 9, 8, 0, 0, A, 3".

EXAMPLE: Output GRI.

a) Front Panel: Depress function key "GRI".

- b) GPIB: Transmit in ASCII "A, 3, M, 5". When M5 is received by the receiver, it will begin to transmit the data requested, as soon as it is made a talker. If M5 is not used, only the front panel display is changed.
- 4.3.2 The GPIB representation for each of the function switches on the front panel of the Model 2100 is given below, along with a brief description. The DATA FORMAT column refers to one of four formats for data put on the bus by the Model 2100. See section 4.4 for a description of these formats. For a more complete description of the function switches, refer to section 3.0.

GPIB CODE	FUNCTION	DATA FORMAT	DESCRIPTION
AO	SECOND	1	This command is used to start or stop acquisition of a secondary station. Data displayed is the approximate time-of-arrival difference between the master and the secondary.
Al	MASTER	1	This command is used to start or stop acquisition of the master. Data displayed is zero if the function is active and, "" if it is inactive.
A2	SEC.TD.	1	Enter and display the approximate time-of-arrival difference for the specified secondary.
A3	GRI	1	Enter and display the Group Repetition Interval (GRI) of the Loran-C station to be acquired.

FO	0/FS	1	Used to calibrate the external linear recorder for zero and full scale. Output is zero or one during calibration, and the accumulated phase shift while the station is being tracked.
Fl	RANGE	1	Input/Output phase record range.
MO	CLEAR		Clear numeric entry.
Ml	TEST		Controls operation of test routines.
M2	SCAN STROBE	1	Used to start or stop scan of Loran-C pulse. Output is the current location of the strobe with respect to the current tracking point.
м3	TRACK DATA	-,-,1,1,2 1,1,1,3,1	Input/Output various data.
M4	BACKLIGHT	 .	Turn display backlight on.
M5	****		Causes output of data to the GPIB.
TO	BEGIN TOC	4	Used to start or stop the time-of-coincidence sequence. Output is the time of the next coincidence.
Tl	FIRST TOC	4	The first TOC of the day is entered using this command. Output is the time entered or the last time-of-coincidence if the TOC sequence has been started.

Т2	TOC ADJUST	1	Input/Output of correction to be applied to slewable IPPS after first time-of-coincidence.
Т3	UTC	4	Enter and display the time-of-day (Universal Coordinated Time).
T4	1PPS SLEW	1	This command is used to synchronize the two receiver one-pulse-per-second outputs to an external one-pulse-per-second, to move the "slewable" lPPS in time, and to display the time difference between the receiver fixed" lPPS and the receiver "slewable" lPPS.

****** = no front panel key ----- = no output.

4.3.3 Three examples of how these commands can be used are shown below. In the first example the GRI, the time constant, and the MASTER command are entered as a single ASCII string, which is acceptable, since the Model 2100 processes each character before accepting another. In some controllers, however, the number of characters in a string, that can be output by a single controller command, may be limited. If this is true, it is recommended that programming data for the receiver be sent as separate ASCII strings consisting of the numeric data followed by the 2 character code for the receiver function being programmed. Therefore, an alternate form of Example 1 is:

Output ASCII string "99600A3" (GRI)
Output ASCII string "4M36" (time constant)
Output ASCII string "1A1" (start acquisition)

NOTE:

Quotation marks are used here to indicate the ASCII string and should not be transmitted to the Model 2100.

4.3.3.1 EXAMPLE 1:

Enter a GRI of 99600 microseconds, enter a time constant of 4, and start acquisition of the master.

Output ASCII string "99600A34M361A1"

EXAMPLE 2:

Enter the approximate time difference for a secondary and start acquisition.

Assume a secondary TD of 36000 usec.

Output the ASCII string "36000A2!A0"

EXAMPLE 3:

Set internal time-of-day clock and output on the bus (for example TOD = 15:30:00).

Output ASCII string "153000T3M5"

4.4 DATA FORMAT

- 4.4.1 All data and status information displayed on the front panel of the Model 2100 can be transmitted on the bus by sending the two digit code of the function (data) to be output, followed by the code, "S4". (If the data required is already being output to the front panel display, transmission of "S4" is sufficient.) After sending, "S4", the controller must make the receiver interface a "talker" for the requested data to be sent.
- 4.4.2 There are 4 data formats used by the Model 2100 receiver to send data on the bus. The format for each function key on the front panel is shown in Section 4.3.2. The format for each STATUS

output is indicated in the same order the data is presented. In all cases, the data output consists of a string of twelve ASCII characters, which includes some combination of numbers, letters, colons, spaces (sp), a decimal point (DP), a minus sign, and a carriage return (CR) and line feed (LF). The order of transmission is from left to right as shown below. If the data requested is not yet available, dashes (-) will be transmitted. When the line feed (LF) is sent, the End or Identify (EOI) interface line is made active low to indicate that the last byte of the string is being sent. Many controllers (or listeners) accept the ASCII combination of carriage return and line feed as the end of a data transmission and do not monitor EOI. These devices should experience no problems with the receiver output. For devices that monitor EOI, it may be necessary to remove the carriage return and line feed bytes before using the data.

4.4.2.1 The first and most common data format is that used to output GRI. This data consists of:

(sign) (6 digits) (DP) (2 digits) (CR) (LF)

If the sign of the data is negative, an ASCII "-" is transmitted. If the data is positive, an ASCII "space" is transmitted.

FORMAT 1: a GRI of 79800 is sent as, (sp)079800.00(CR)(LF), a gain of 87 is sent as, (sp)000087.00(CR)(LF).

4.4.2.2 The second format type is that used for the calculated frequency offset. This data consists of:

(sp) (sp) (sp) (sign) (1 digit) (DP) (1 digit) (ASCII "E") (2 digits) (CR) (LF)

The first digit sent, the decimal point, and the second digit represent the mantissa of the frequency offset. The ASCII "E" and the last 2 digits represent the exponent of the frequency offset. FORMAT 2: A frequency offset of -4.8 x 10¹¹ issentas, (sp) (sp) -4.8Ell(CR) (LF)

4.4.2.3 The third format type is that used to send acquisition and track status. This consists of:

(2 spaces) (8 digits, ones and zeros) (CR) (LF)

Each digit represents a true condition (1) or a false condition (0) for each status type. Refer to section 3.0 for a description of each status byte. Note that the front panel display shows "-" (dashes) for a false status condition and "E" for a true status condition.

FORMAT 3: Status indicating NOT TRACKING

is sent as, (sp)(sp)00100001(CR)(LF)

Status indicating REFERENCE LOSS

is sent as (sp)(sp)00110001(CR)(LF)

4.4.2.4 The last format type is that used for time. The format is:

(2 spaces) (Hours) (colon) (Minutes) (colon) (Seconds) (CR) (LF)

FORMAT 4: The time of day, 15:30:27, is sent as (SP)(SP)15:30:27(CR)(LF).

4.5 SERVICE REQUEST

4.5.1 The status of the Model 2100 can be monitored continuously on the bus by reading TRACK DATA 8. However, a more efficient process is to monitor the GPIB SRQ (Service Request) bit. In the 2100, the SRQ bit is set active (LOW) when one of the bits in the status word becomes true (except for the acquisition-in-progress bit) or when there is a keyin error. When this occurs, the controller conducts a Serial Poll to obtain the service request information.

- 4.5.2 The service request information tells the controller what kind of service is required. The bit assignment for this information is given below:
 - a) Bit 0 = Switch keyin error
 - b) Bit 1 = NOT ASSIGNED
 - c) Bit 2 = Receiver tracking error
 - d) Bit 3 = Loss of external reference
 - e) Bit 4 = NOT ASSIGNED
 - f) Bit 5 = NOT ASSIGNED
 - g) Bit 6 = IEEE-488 assigned as DEVICE SERVICE REQUEST
 - h) Bit 7 = NOT ASSIGNED
- 4.5.2.1 Bit 0 indicates that there has been an improper keyin. A keyin error will occur if a keyin sequence is in error (i.e., for the TRACK DATA key) or if the data entered is out of range. 'The correct response is to send CLEAR (MO), because no other keyin will be allowed until the error is cleared.
- 4.5.2.2 Bit 2 is set when a condition exists which may affect normal Loran-C tracking. These conditions include BLINK, CYCLE ERROR, and loss of signal, which generate a service request when they begin and end. The controller should read TRACK DATA 8 to determine the condition which caused the service request.
- 4.5.2.3 Bit 3 is set when the external reference is lost of if it is interupted for longer than about 100 $\mu sec.$

4.6 IEEE-488 OPTION INSTALLATION

4.6.1 The following paragraphs describe the proper procedure for installing the IEEE-488 option in the Model 2100 Loran-C Timing Receiver (if the option was ordered at the same time as the receiver, this section may be skipped). The only tools required are a flat blade screwdriver, a #1 Phillips screwdriver, and a 9/32 inch nut driver or wrench.

- 4.6.2 Set the power switch to the OFF position and disconnect the AC and DC power cords. Using the flat blade screwdriver, remove the top cover. Mounted on the inside surface of the rear panel is a plate covering two rectangular holes. Remove this plate.
- 4.6.3 Secure the IEEE-488 interface circuit board (AUSTRON P/N 10398250) to the inside surface of the rear panel, as shown in figure 4-1, using the mounting hardware provided. Once the lockwashers and nuts are in place, tighten the standoffs with the nut driver while holding the nuts.
- 4.6.4 While supporting the IEEE-488 interface board from below, connect one end of the cable (AUSTRON P/N 12098095) to the 26 pin connector. Be careful to align the arrow on the cable connector with the arrow on the board, as shown in figure 4-1. Attach the other end of the cable to the 26 pin connector on the interconnect board, being careful to align the arrows on the connector and the interconnect board.
- 4.6.5 Install the top cover and reconnect the power cable(s). Before turning the receiver power on, review paragraph 3.1.2 of the OPERATING INSTRUCTIONS. When power is applied the Model 2100 should respond as described in that section.
- 4.6.6 If the receiver does not respond as expected, turn power off immediately. Disconnect the power cable(s) and remove the top cover. Make sure the ribbon cable has been installed correctly, with the alignment arrows on the cable connectors opposite those on the two boards. If one of the connectors is backwards, one of the fuses on the rear panel may have been blown. After correcting the problem, replace the cover and reconnect the power cable(s). Turn power on and verify proper operation.




Figure 4-1. IEEE-488 Interface Installation (Option-01)

AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

5.0 CIRCUIT DESCRIPTION

5.1 SCOPE OF SECTION

5.1.1 This section provides a circuit analysis for the AUSTRON Model 2100 Loran-C Timing Receiver. Included are schematics, assembly drawings and detailed descriptions of the circuits. Generally, signals are traced from left to right on the schematics. When referring to the digital circuitry, a high level (2.4V to 5V) is a logical one and a low level (0V to 0.8V) is a logical zero.

5.2 CIRCUIT ANALYSIS

- 5.2.1 <u>Ist RF Amplifier</u> (Reference Designator lAlA2Al, Figures 5-1 and 5-2). The 1st RF Amplifier amplifies and filters the antenna input. There are also four attenuator stages which permit microprocessor control of the receiver gain. The 50 ohm (RG-58) antenna leadin is coupled to the first amplifier stage by the impedance matching transformer, Tl. Tl also provides approximately 20 dB of gain. The signal is then amplified by 16 dB in Ul and U2 and by 8 dB in U3. From U3, the signal passes through a 5 pole Bessel filter, which has a center frequency of 100KHz and a bandwidth of 40KHz. Additional amplification is provided in U4, U5 and U6 before the signal leaves the 1st RF amplifier.
- 5.2.1.1 U7 consists of 4 single pole, single throw analog switches, which are used to control the gain of the 1st RF amplifier. Since the operation of each switch is the same, only U7B will be discussed. The signal at the output of U1 goes through R6 to the noninventing input of U2. R6 and R10 form a voltage divider when the control voltage to U7B pin 8 goes to ground, closing switch U7B. This causes a 32 dB attenuation of the signal.

- 5.2.2 <u>2nd RF Amplifier</u> (Reference Designator lAlA2A2, Figures 5-3 and 5-4). Ul through U4 form a four stage amplifier with a total gain of 38 dB. U7 consists of four single pole, single throw analog switches used in four microprocessor controlled attenuators (see section 5.2.1.1).
- 5.2.2.1 The output of amplifier U2 goes to buffer U5 which drives the 3 pole Butterworth filter. The output of the filter is converted to a TTL level signal by U6. The output of U6 is the hard limited RF used for acquisition.
- 5.2.2.2 The output of U4 is the amplified and filtered Loran-C signal.
- 5.2.3 A/D Converter (Reference Designator lAlA2A3, Figures 5-5 and 5-6). The amplified signal from the 2nd RF Amplifier is connected in parallel to 3 track-and-holds, U6, U12 and U13. When the receiver is tracking a Loran signal this board is active and the following sequence is repeated eight times every GRI.
- 5.2.3.1 The sequence is started when WINDOW goes high, enabling U3. WINDOW also enables gates U1-A, B and C allowing the CYCLE, PHASE, and AMPLITUDE pulses to pass through and put their respective track-and-hold amplifiers in the "hold" state. Each track-and-hold samples a different place on the Loran pulse for use in tracking. When AMP HOLD goes high, oneshot, U3, produces a short pulse which clears shift register, U5, and generates a CONVERT pulse to the A/D converter, U9, converting to binary the voltage in track-and-hold, U13. When done, U9 generates the microprocessor unit (MPU) interrupt, A/D IRQ. The MPU reads the upper byte of U9 by enabling the buffer, U10. The same read pulse clocks the shift register, U5, selecting the AMP HOLD track-and-hold through analog multiplexer, U2. The MPU then reads the low byte by enabling buffer U11. This pulse also triggers U3, producing the next CONVERT command to U9. This process repeats for the AMP HOLD and CYCLE HOLD samples. When the high byte of the CYCLE HOLD sample is read, U5 is

clocked the third time, causing U5 pin 14 to go low, disabling gate U4-B and stopping further CONVERT pulses. This cycle is repeated for each Loran pulse (8 times for a secondary and 10 times for a master).

- 5.2.3.2 IC U7 adds together the RF from the 2nd RF pcb and the step pulse. This composite signal is inverted and buffered by U8 to provide the oscilloscope vertical output on the rear panel.
- 5.2.4 <u>lMHz Phase Shifter</u> (Reference Designator lAlA2A4, Figures 5-7 and 5-8). The lMHz Phase Shifter pcb produces the phase shifted lMHz used for tracking, the phase corrected lMHz and lOMHz signals for the rear panel, and the "slewable" lPPS.
- 5.2.4.1 The buffered external reference (reduced to lMHz on the MPU/MEMORY pcb if a 5MHz or lOMHz reference is used) is divided by U37 to 500KHz. This signal serves as reference to two nearly identical digital/analog phase shifters. The Main Phase Shifter, under program control, phase shifts the 500KHz, which is then doubled to lMHz by Doubler B. The lMHz output of Doubler B is the reference for the tracking hardware which produces the Loran signal sampling strobes.
- 5.2.4.2 The Auxilliary Phase Shifter uses the digital-to-analog converters output (U29) to produce a phase shifted 500KHz identical to the 500KHz generated by the Main Phase Shifter. Normally, the track-and-hold IC, U41, tracks the output of U29. When the total phase shift changes from 0.99 µsec of 0.00 µsec or from 00.0 µsec to 0.99 µsec, U41 goes into the hold mode, maintaining the last phase shift. The input to Doubler A (U3A pin 1), which most of the time uses the phase shifted output of the Main Phase Shifter, is also switched to the output of the Auxilliary Phase Shifter. The Main Phase Shifter is then set to the new phase shift (0.00 or 0.99). After approximately 200 µsec, the Auxilliary Phase Shifter is switched out and the Main Phase Shifter is switched in. This process produces a smoothly phase shifted lMHz at the output of Doubler A.

- 5.2.4.3 The 10MHz Phase Locked Loop is locked to the phase shifted output of Doubler A to produce a 10MHz output locked to the Loran-C signal being tracked. Doubler A also provides the reference for the 1 PPS Divider which produces the 1 PPS interrupt for the firmware time-of-day clock.
- 5.2.4.4 The RF Gain Control Register is loaded by the MPU with an 8 bit binary number representing the current receiver gain. The eight outputs of this register enable and disable the attenuators on the 1st and 2nd RF pcbs to maintain a constant RF output.
- 5.2.4.5 The Register Selector (U40) is a 4-line-to-16-line demultiplexer which produces pulses to control the various registers on this pcb.
- 5.2.4.6 The 1PPS MASK REGISTER is used to move the "slewable" 1PPS in time, in response to operator inputs. The 24 bit comparator (U7, Ul6 and U27) compares the contents of the 24 bit counter (U6, U15, and U26) to the contents of the 24 bit latch (U8, U17, and U28). 1PPS is not being slewed, the latch is loaded with the binary equivalent of 999,999. To move the 1PPS earlier in time, the latch is loaded with a number less than 999,999 by the amount of the slew. To move the 1PPS later in time, the latch is loaded with a number greater than 999,999, by the amount of the slew. When the latch and counter are equal, the output of the comparator, U27 pin 19, goes low enabling flip flop, U22A, in the 1PPS PHASE SHIFTER. On the next positive going edge of the phase corrected lMHz, the Q output of U22A goes low, clearing the lPPS MASK REGISTER divider, through gate, U32C. At the same time, the Q output of U22A goes high, triggering one-shot, U20A. The lpps phase shifter delays the output of U22A by the fraction of a microsecond specified by the operator. The Q output of one-shot, U36B, is the phase shifted 1PPS.
- 5.2.4.7 The 1PPS PHASE SHIFTER produces the "fraction-of-a-microsecond" phase shift of the "slewable" 1PPS. Digital-to-analog converter (DAC), U18, converts the binary input to a voltage.

Integrator, U19, and one-shot, U20B, are connected together to produce a linear change in the period of the one-shot, in response to the linear output of the DAC. The DAC and integrator can shift the incoming lMHz by approximately 0.49 microsecond. For phase shifts greater than 0.49 microsecond, the lMHz is inverted by U11C (controlled by latch, U37A). With the DAC set to zero, this produces a 0.5 microsecond shift. As the DAC voltage increases, the amount of phase shift increases to approximately 0.99 microsecond.

- 5.2.5 <u>Acquire/Track</u> (Reference Designator lAlA2A5, Figures 5-9 and 5-10). For acquisition and track, it is necessary to produce a strobe every GRI which initiates sample taking. In the Model 2100, this is accomplished by dividing the external reference down to the repetition rate of the Loran signal.
- 5.2.5.1 The Mask Match Divider is a 25 bit free-running binary divider. As the divider counts, the contents of the lower 17 bits are compared by the Mask Match Latch. When counter and latch match, the comparator output, U45 pin 19, goes low. The next positive going edge of the phase shifted reference, lMHz(A), causes the Mask Match Output, U18A pin 6, to go high, setting U15B. This causes a microprocessor interrupt request (IRQ). The contents of the counter at the next GRI interrupt is then calculated in the software and output to the Mask Match Latch. During this calculation, the 24 bit Mask Match Register is loaded and read by the software to verify the current count. This process continues as long as power is on.
- 5.2.5.2 The Mask Match Output occurs approximately 950 usec before the arrival of the Loran pulses. This allows time for two things to occur. First, the RF Gain Control Register on the LMHz Phase Shifter pcb is loaded with the new gain to be used during the sample taking. Second, the Acquire/Track Divider and the Tracking Strobes Generator are initialized.
- 5.2.5.3 During the first microsecond after Mask Match, U2lA pin 5 is high, resetting the Acquire/Track Divider. When U2lA pin 5 goes

low, the divider begins to count. After about 950 usec, WINDOW is generated, followed by TRIGGER. The trigger pulse occurs 40 usec before the normal tracking point.

- 5.2.5.4 At 32.5 usec after TRIGGER, the CYCLE HOLD strobe is generated, followed 7.5 usec later by PHASE HOLD and 10 usec later by AMP HOLD. These three strobes control the TRACK/HOLD circuits as discussed in section 5.2.3, and are repeated 8 times (1 msec apart) if the Loran-C station is a secondary and 10 times for a master. The WINDOW and TRIGGER pulses last 7.5 msec for a secondary and 9.5 msec for a master.
- 5.2.5.5 During acquisition, the software is synchronized to the Loran-C signal by recording the occurrence of mask match in Shift Register B. After synchronization, hard limited (TTL compatible representation of the RF signal, 1 = positive Rf voltage and 0 = zero or negative RF voltage) RF samples are taken from Shift Register A via the tristate buffer, U38. These samples are used to determine the location of the Loran-C signals.
- 5.2.5.6 When service is required by one of the devices in the Model 2100, it sets one of the bits in the $\overline{\text{IRQ}}$ Register. The register consists of 4 dual flip-flops, U14, U15, U16, and U17. When a bit is set, the output of U10A goes low, generating the $\overline{\text{IRQ}}$. The MPU reads the register through buffer U30, then outputs what it read to U29. The outputs of this inverting buffer reset the corresponding flip-flops in the $\overline{\text{IRQ}}$ Register, if that flip-flop was set when the register was read. In this way, additional interrupts will not be reset if they occur during the reset cycle. The Receiver Mask makes it possible for the software to inhibit certain interrupts when they might interfere with a calculation.
- 5.2.5.7 The Analog Phase Shift Buffer converts the binary phase shift from the MPU into a voltage that ranges from 0 to 1 volt full scale. U28 pin 18 goes to the PHASE RECORD output on the rear panel.

- 5.2.5.8 U48 is a 4-line-to-16-line demultiplexer which decodes the MPU address bus to select one of the registers on this printed circuit board. When active, an output is low for 0.5 usec.
- 5.2.5.9 The SCAN STROBE output is the averaged Loran-C pulse, resulting from the scan. The microprocessor samples the Loran-C pulse at regular intervals, for several GRIs at each sampling point. The averaged result for each point is output to the latches, U31 and U32. These latches control the 12 bit, bipolar DAC, U43, which drives the external linear recorder.
- 5.2.5.10 DAC, U41, integrator, U42, and one-shot, U40B, form a microprocessor controlled, linear phase shifter, used to provide submicrosecond sampling of the Loran-C pulse during scan. This phase shifter works as described in section 5.2.4.7.
- 5.2.6 MPU/MEMORY (Reference Designator lAlA2A6, Figures 5-ll and 5-l2). The MPU/MEMORY printed circuit board is the main controller for the 2100. The control program, contained in 3 erasable-programmable-read-only-memory (EPROM) integrated circuits, is located on this board along with the microprocessor, random access memory (RAM, used for temporary data storage), and address and data bus buffers.
- 5.2.6.1 The microprocessor, U3, executes the program contained in the three EPROMS, U41, U42, and U43. The RAM/EPROM Address Decoder selects one of the EPROMS, depending upon which part of the program is being executed. The program bytes go to the MPU via Interface B. The RAM consists of U25, U26, U27, and U28 and is organized as 2048 locations, 8 bits wide. Each integrated circuit is organized as 1024 locations, 4 bits wide, so that two ICs are required for each 1024 locations. The RAM serves as temporary storage for the MPU and uses Interface B to buffer data transfers between itself and the MPU.
- 5.2.6.2 Interface C buffers the address lines from the microprocessor. The 16 buffered address lines are used on this board

and are available on the receiver interconnect board.

- 5.2.6.3 Interface A is an 8 bit bidirectional interface which buffers the low drive outputs of the MPU to the main data bus in the receiver. The buffer is active when U38 pin 19 is low. The direction of data flow is controlled by the MPU read write line (R/W). This signal is connected to U38 pin 1 and when high, allows data from the receiver registers to be read by the MPU. When low, the MPU is writing to the receiver registers. When switch S1 is in the TEST position, Interface A is disabled.
- 5.2.6.4 The Front Panel Interface is the buffer between the front panel switches and displays, and the MPU. When pin 19 of U37 is low, the bidirectional buffer is enabled and data passes between the MPU and the front panel. When data is loaded into or read from registers on the front panel, 0.5 usec strobes from the 3-line-to-8-line demultiplexer, U12, enable the appropriate registers.
- 5.2.6.5 The external reference is shaped and buffered by transistors, Ql and Q2, and divided by U8, if necessary, to produce the lMHz reference used by the receiver. Switch Sl is set to the frequency of the reference. Oneshot, U7, is adjusted to give a square wave output.
- 5.2.6.6 The Quadrature Clock is a derivative of the main microprocessor clock, %2. Approximately 250 nsec after %2 goes high, the quadrature clock, Q, goes low and returns high when %2 returns low. While Q is low, data on the MPU data bus is valid.
- 5.2.6.7 When the Model 2100 is tracking, the Carrier Relay transistor, Q3, will be off. When the servos lock due to loss of signal, Q3 will come on. If a pullup resistor is used as described in section 2, the carrier relay output will be high during track and less than 0.5 volt while the servos are locked.
- 5.2.6.8 The time interval counter consists of a 21 bit divider (U20, U21, and U22), a ramp-and-hold circuit (U9 and U10), counter

control circuitry (U16, U17, U18, U9, U30, and U31), and an MPU interface (U33, U34, U35, and U36). The analog-to-digital converter, U32, is used to determine the fraction of a microsecond difference between the two pulses. U18 and U19 form an MPU-controlled gate, which selects between the external 1PPS and the internal "slewable" 1PPS. The operation of this counter is as follows: The internal "fixed" lPPS always is the start pulse, clocking the "start" flip flop, Ul6 pin 3, on the positive going edge. Ul6 enables the "stop" flip flop, U30 pin 2, and the lMHz control flip flop, U16 pin 12, 13. On the next positive going edge of the lMHz clock, Ul6 pin 9 goes high, enabling gate, Ul7. This applies clock pulses to the 21 bit divider, counting whole microseconds. When the "stop" pulse occurs, U30 pin 5 goes high, enabling U30 pin 12 and starting the ramp generator, U10. On the first positive edge of the lMHz, after the stop pulse, U30 pin 9 goes high, enabling U31 pin 12. On the second edge, U31 pin 9 goes high enabling U31 pin 2 and setting the hold circuit, U9, to the hold state. saves the voltage of the ramp at that moment. The output of the hold circuit is buffered and amplified by Ul. The resulting voltage goes to the A/D converter and is proportional to the frational part of the time At this point in the measurement, the divider contains the number of whole microseconds. On the third edge, U31 pin 6 goes low, starting the A/D converter, U32. When the conversion is through, U32 pin 17 goes low, generating an MPU interrupt. The MPU responds to the IRQ by latching the contents of the divider in the MPU buffer (U33, U34, U35, U36) and enables the counter for another measurement. The MPU then reads the measurement and corrects it for the extra counts accumulated during the ramp.

5.2.7 +5V SWITCH REGULATOR (Reference Designator 1A1A2A7, Figures 5-13 and 5-14). The main power supply in the Model 2100 is the +5 volt switching regulator. It supplies the +5 volt power for all the logic circuits and the +5V to ±12V converter on the receiver backplane. Ul samples the output voltage and changes the "ON" time of power transistor Q1 to maintain +5 volts. Inductor L1 and capacitor C6 filter the pulses from Q1 to give a dc output. U3 samples the output voltage and switches on if it exceeds 6.8 volts. This will cause either the DC or

AC fuse on the rear panel to open, turning off the receiver and protecting the logic circuits from the excessive voltage. U2 converts the +5 volts to a 60 volt ac voltage at 400Hz to power the liquid crystal display backlight.

- 5.2.8 FRONT PANEL LCD DISPLAY/KEYBOARD (Reference Designator lAlAl, Figures 5-15 and 5-16). Programming information and calculated data are entered and displayed through the front panel. The numeric display is an eight digit liquid crystal display. The MPU loads the numeric data into display controllers, U7 and U8, which produce the necessary signals to control the display.
- 5.2.8.1 Receiver status is indicated by several LEDs, driven by latches, U2 and U3. Three of the outputs of U2 (pin 5, pin 16, and pin 19) are buffered by U1-B, U1-C, and U1-D to produce the signals, out of phase with respect to the LCD backplane, that turn on the colons, decimal point and minus sign.
- 5.2.8.2 Two switch encoders (U4 and U6), each capable of handling 20 switches, determine which key is pushed, generate an interrupt, then transfer a binary number representing that key, when read by the MPU. A switch encoder is read by enabling buffer, U5, at the same time the $\overline{\text{OE}}$ input of the encoder is pulled low.
- 5.2.9 <u>POWER DISTRIBUTION AND INTERCONNECT</u> (Reference Designator 1A1A2, Figure 5-17 and 5-18). The interconnect board provides the necessary connections between the printed circuit boards in the receiver. The interconnections are such that the 3 large digital boards can be plugged into any position, making it possible to test a board by placing it in the top slot. For normal operation, the preferred order is:


TOP = 1MHz PHASE SHIFTER


MIDDLE = ACQUIRE/TRACK
BOTTOM = MPU/MEMORY


In the RF section, the 1st and 2nd RF Amplifier circuit boards may be installed in either of the top 2 slots. For normal operation, the 2nd RF Amplifier should be inserted in the top position, with the 1st RF Amplifier in the middle position. The A/D Converter must always be installed in the bottom slot.


- 5.2.9.1 The interconnect board also has a full wave rectifier (CR1-CR4) and filter (Cl) to convert the sinewave secondary of the power transformer to the unregulated dc for the +5V regulator. A blocking diode (CR5) isolates the external dc from the unregulated dc while ac power is available.
- 5.2.9.2 The ±12V dc is derived from a dc-to-dc converter (U1) located on the right-hand side of the interconnect board (viewed from the front of the chassis). The converter is plugged into the interconnect board and can be replaced by removing the retainer.
- 5.2.10 IEEE-488 GENERAL PURPOSE INTERFACE OPTION (Reference Designator 1A1A3, Figures 5-19 and 5-20). The General Purpose Interface permits connection of the Model 2100 to the General Purpose Interface Bus (IEEE-488-1978 specification). Buffer ICs, U3 and U5, are connected directly to the bus and provide the drive and isolation characteristics required by the specification. U2 is the main interface IC. Data from the receiver MPU and from the bus, pass through U2. U2 also responds to single line and multiline commands from the bus controller and provides the handshake signals necessary for data transmission.
- 5.2.10.1 Switch, S1, is loaded by the operator with the bus address of the Model 2100. The MPU reads this switch through Switch Buffer, U7, when U7 pins 1 and 19 are low. S1 also contains the MPU instructions for SRQ or NO SRQ, and ADDRESSABLE or TALK ONLY.
- $\overline{(CS)}$ and for the Data Buffer, U4. U4 is enabled any time U2 is addressed


by the MPU, except when the Address/Control Switches are read. When this occurs, $\overline{\text{ASE}}$ (U2 pin 4) is low, enabling Switch Buffer, U7, and disabling gate, U6. This keeps U4 and U7 from driving the MPU data bus at the same time.




































































AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

6.0 MAINTENANCE

6.1 SCOPE OF SECTION

6.1.1 The maintenance section of this manual provides the technician with a general approach to maintaining the Model 2100. Included are trouble analysis guides and alignment procedures.

6.2 TROUBLE ANALYSIS GUIDES

- 6.2.1 The Model 2100 has several test routines that can be run by the operator if a problem develops. These routines are discussed in detail in the following paragraphs. It must be remembered that if the receiver is tracking or trying to acquire a Loran-C signal, these tests cannot be run. To stop tracking or acquisition, enter zero, then push ACO.
- 6.2.2 Considerable lost time and trouble can be avoided by following certain steps before beginning any major troubleshooting procedure. If the Model 2100 is malfunctioning and general testing seems to be in order, go through the following checklist before starting the testing:
 - AC and DC connections secure.
 - 2) External frequency standard connected.
 - Frequency select toggle switch on the MPU/MEMORY pcb is set to the frequency of the external reference. As viewed from the front of the receiver, the lMHz position is to the left, the lOMHz position is in the center, and the 5MHz position is to the right.
 - 4) Antenna installation is proper and the antenna interconnect cable is secure at both ends.

- 5) Fuses are intact and of the proper rating.
- 6) The three power supply voltages are within the following tolerances:

+5 VDC, ± 0.25 VDC

+12 VDC, ±0.5 VDC

-12 VDC, ± 0.5 VDC

- 7) It is sometimes helpful to clean the contacts of the printed circuit boards. To do this, turn power off and lower the front panel. Carefully remove each board, lightly clean both sides of the edge connector with a typewriter erasure, and replace in the same slot.
- 6.2.3 If the problem still exists after performing the checks in paragraph 6.2.2, it will be necessary to run more extensive tests. The following equipment will be necessary to test the Model 2100:
 - a) Oscilloscope
 - b) Signature analyzer
 - c) VOM, Triplett Model 603 or equivalent.
- 6.2.4 The following procedures should be followed while performing the receiver tests:

WARNING:

Line voltages are present on the inside surface of the rear panel (left side, as viewed from the front) and on the transformer.

- a) Turn power off when installing or removing PCB assemblies.
- b) The +5 V regulator is located on the left side of the chassis and is secured to the side panel by two screws. These screws should be tight while operating under load to prevent overheating.
- The three large boards in the center of the chassis may be installed in any order to facilitate testing. When a board is to be tested, insert it in the top slot. For normal operation, leave the boards in the order,

- 1) lMHz Phase Shifter, P/N 10398083 (top).
- 2) Acquire/Track, P/N 10398087 (middle).
- 3) MPU/Memory, P/N 10398079 (bottom).
- d) The three analog printed circuit boards are located on the right-hand side of the chassis. The top 2 boards, lst and 2nd RF Amplifiers, can be installed in either order, with the top position used for troubleshooting. For normal operation, however, the 2nd RF Amplifier should be installed in the upper slot, with the 1st RF Amplifier in the middle slot. The third PCB, A/D Converter, always occupies the bottom position.
- e) The Front Panel Display/Keyboard is mounted on standoffs on the back of the front panel. To remove this PCB from the panel, disconnect the two cables and remove the six screws and lockwashers from the back of the PCB. DO NOT disturb the black oxide screws securing the standoffs. Reassemble this PCB and the front panel by reversing this order. Before tightening the six screws, be sure the pushbutton switches do not bind when pushed. Reconnect the ribbon cables. Make sure there are no twists.
- 6.2.5 The main test procedure for the Model 2100 involves the measurement of circuit "signatures". The signatures are four-digit numbers measured by a signature analyzer at the various nodes of a digital circuit. Programming in the receiver stimulates the nodes in a known way, producing a pattern of ones and zeros. This data sequence is "compressed" by the signature analyzer to produce the signature, which is then compared to the signature determined at the factory and recorded in the manual.
- 6.2.5.1 The signature at a node must be stable and must be the same as the signature measured at the factory. If it is incorrect or changing, follow the signal back toward its source by measuring signatures at appropriate pins, until a correct signature is found. The

problem will usually be between the correct signature and the last bad signature. This boundary (between bad signature and good signature) will usually occur between the input and output of a gate, flip-flop, buffer, etc. If a logic element has more than 1 input, check the other inputs before deciding that the element is bad. If all other inputs are correct, a visual inspection of the output trace should be made for shorts to other circuit elements.

- 6.2.5.2 Another fault that can be detected is an open trace. In this case, the signature at the output of a circuit is good, but the input siganture of a device using that signal is bad. Examine the trace visually or with the signature analyzer to find the opening.
- 6.2.5.3 Each signature table contains the PCB name, the IC pin connections for the CLOCK, START, and STOP signals, and the test to be run. When signatures are to be measured, turn power off, put the PCB to be tested in the top slot, and connect the signature analyzer. Be careful not to short the analyzer connectors to adjacent pins or traces. Before measuring any other signatures, measure the signatures for the +5V line and ground, shown in the upper right-hand corner of the signature table. This will verify the setup of the signature analyzer. Measure the other signatures as specified in the test procedure and compare to the signatures in the appropriate signature table.

6.3 TESTING THE KERNAL

- 6.3.1 The kernal of the Model 2100 hardware includes the microprocessor, the address lines and the address decoders. If there is a problem with the kernal, the receiver will probably not respond to the function pushbuttons, and the numeric display and LED indicators will flash erratically. All other tests are controlled by programs in the EPROMs so the kernal must be operating properly.
- 6.3.2 The kernal is tested by setting the rocker switches (S1) on the MPU/Memory circuit board to the TEST position. This disables the bidirectional data buffers, U38 and U40, and forces the 8

microprocessor data lines to the binary code, 01011111. This code causes the MPU to continuously cycle through the entire address field (65,536 addresses). As it does so, all hardware using the MPU address lines is exercised.

- 6.3.3 Turn receiver power off and install the MPU/Memory PCB in the top slot (exchange slots with the 1MHz Phase Shifter PCB). Set the four rocker switches of S1 to the TEST position. Reconnect the ribbon cable and connect the signature analyzer as outlined in Table 6-1. Turn power on. Measure the signatures at the nodes indicated in Table 6-1 and compare to the correct signatures. Table 6-1 contains a minimal set of signatures that must be checked. If these signatures are correct, the kernal test of this board is complete. If incorrect signatures are found, Table 6-2 shows additional signatures which should help locate the faulty component.
- 6.3.4 To do the kernal test on the ACQUIRE/TRACK PCB, install this board in the top slot, put the MPU/Memory board in the bottom slot and put the lMHz Phase Shifter in the middle slot. Be certain the four rocker switches of Sl on the MPU/Memory PCB are set to the TEST position. Connect the analyzer as outlined in Table 6-3. Turn power on and measure the signatures. Measured signatures must be stable and must agree with the correct signatures.
- 6.3.5 To do the kernal test on the lMHz Phase Shifter PCB, put it in the top slot and put the ACQUIRE/TRACK PCB in the middle slot. Set the four rocker switches of Sl, on the MPU/Memory PCB, to the TEST position. Connect the signature analyzer as outlined in Table 6-4 and measure the signatures. Measured signatures must be stable and must agree with the signatures in the table.

6.4 MODEL 2100 TEST ROUTINES

6.4.1 There are six TEST routines in the Model 2100 that are run on demand. To execute a test, push the TEST function switch, then the number of the test. TEST 0 causes the output of the current revision

TABLE 6-1

CLOCK: U8-1, trigger negative. START: U25-3, trigger positive. STOP: U5-8, trigger positive.

DEVICE	P/N	SIGNATURE	DE	EVICE	P/N	SIGNATURE
Pl	7 17 33 34 35 36 37	5P1A 282A 0002 4FCA 6U28 7791 6F9A	1	U12	7 9 10 11 12 13	2093 9042 4135 36A7 A445 464F 4U99
	38 39 40 M	105P P763 UUUU 9UP1	Ţ	U14	15 6 8	9A4F 7792 404H
	দ দ ল ল	4868 37C5 6321 U759	Ĭ	U 2 3	4 5 6 7	3APP 02H5 282A
U11	∇	0356 8484 FFFF 3F6P			9 10 11 12	5P1A F4AC P7AA 132H
311	4 5 6 7 9 10 11	OU18 83F5 20U2 8223 0880 220F 883U	τ	U 2 4	8	HA92 H285

TABLE 6-2

REF:	MPU/MEMORY	(SCHM :	=	12398080)	Vcc	=	0003
TEST:	KERNAL				GND	=	0000

CLOCK: U8-1, trigger negative. START: U25-3 trigger positive. STOP: U5-8, trigger positive.

DEVICE	P/N	SIGNATURE
U2	8 9 10 11	PACH 0003 9UP1 0002
U6	1 2 3 4 5 6 8 11 12	0003 0003 4FC9 486C 9UP2 0001 4P08 0003
U13	8	404P

TABLE 6-3

REF: TEST:	ACQUIRE/TRACK (SCHM \(\frac{1}{2}\)398088) KERNAL	Vcc = 7A70 GND = 0000
CLOCK: START: STOP:	U1-2, trigger positive. U48-18, trigger positive. U48-19, trigger positive.	
DEVICE	P/N SIGNATURE	
υl	3 6F95 6 F300 8 H233	
U48	1 H233 2 1060 3 AOU 4 4 OFH1 5 67H8 6 7H1A 7 CCAA 8 OAO6 9 266H 10 PH77 11 9UC1 13 F300 14 142F 15 21P7 16 6F95 17 UUF9 18 0000 19 8P54 20 P030 21 H0AA 22 HAO7 23 C21A	

TABLE 6-4

REF: TEST:	1 MHz PHASE SHIFTER (SCHM = 12398084) KERNAL	Vcc = 7A70 GND = 0000
CLOCK: START: STOP:	U38-2, trigger positive. U40-18, trigger negative. U40-19, trigger negative.	
DEVICE	P/N SIGNATURE	
U38 U40	11	

level of the receiver software. Before turning power on, be sure the four rocker switches of S1, on the MPU/Memory PCB are in the NORMAL position.

- 6.4.2 Most of the TEST routines will terminate automatically when completed. Others must be terminated by the operator. During execution of a test, the TEST LED will be on.
- display and LED indicators. When the test begins, the left-hand digit of the liquid crystal display begins incrementing from zero. All other digits are blank. When 9 is reached, the digit is blanked and the next digit to the right is incremented. This continues until all 8 digits have been cycled. Be sure each digit increments correctly, there are no missing (or continusouly on) segments, only 1 digit is incremented at a time, and the test proceeds from left to right. Occasionally, the display will become loose in the socket causing 1 or more segments to fail (usually they will stay on). To correct this, the front panel PCB can be removed from the panel and the display reseated. Use only light pressure to avoid breaking the display and possibly causing personal injury.
- 6.4.3.1 After the liquid crystal display is tested, the LED indicators for TRACKING (2 color LED), SETTLE, ACQUIRE, BLINK, CYCLE, and TEST are turned off and on together about once a second. This continues for about 5 seconds. Check all LEDs for proper operation. The TRACKING LED will appear yellow or yellow-orange, indicating that both the red and green LEDs are on.
- 6.4.3.2 The next indicators tested are the units LEDs (USEC, CYCLE, and dB) and the liquid crystal symbols, decimal point, colons, and minus sign. They are flashed for about 5 seconds. There should be 2 colons and 1 decimal point.

6.4.4 <u>TEST 2</u> -- This test checks the operation of the front panel pushbutton switches. Once this test is started it must be terminated by the operator. During the test, push each of the pushbuttons on the front panel. The numeric display will show a 2 digit number for each switch, as shown below:

SWITCH	DISPLAY	SWITCH	DISPLAY	SWITCH_	DISPLAY
0	00	9	09	SECOND	18
1	01	•	10	MASTER	19
2	02	+/-	11	SEC.TD.	20
3	03	CLEAR	12	GRI	21
4	04	TEST	13	BEGIN TOC	22
5	05	SCAN STROBE	14	FIRST TOC	23
6	06	TRACK DATA	15	TOC ADJUST	24
7	07	0/FS	16	UTC	25
8	08	RANGE	17	1PPS SLEW	26

To terminate the test, push the BACKLIGHT pushbutton. If the display changes to the GRI and the TEST LED goes out, this key is working properly.

- 6.4.5 <u>TEST 3</u> -- This test checks the 2048-words by 8-bits, random access memory (RAM) on the MPU/Memory PCB. The RAM consists of 4 integrated circuits, each of which contains 1024 locations, 4 bits wide. U27 and U28, together, form the upper 1024 8-bit words and U25 and U26 form the lower 1024 8-bit words (U25 and U27 are connected to MPU data lines, D4-D7, and U26 and U28 are connected to MPU data lines, D0-D3).
- 6.4.5.1 When the test is run, the display will be, ElXXYYYY. El indicates the RAM test. If the RAM is good, XX will be 00 and YYYY will 2048. If a problem is detected, YYYY will be the decimal address of the first memory location found to be bad. For memory locations 0000

through 1023, U25 and/or U26 may be bad; for locations 1024 through 2047, U27 and/or U28 may be bad. Use the following table to determine the bad IC:

\overline{XX}	$\underline{\mathtt{YYYY}}$	PROBABLE IC
00	2048	RAM good
01,10,11	2048	Not possible
01	0000-1023	U25 may be bad
01	1024-2047	U27 may be bad
10	0000-1023	U26 may be bad
10	1024-2047	U28 may be bad
11	0000-1023	U25 & U26 may be bad
11	1024-2047	U27 & U28 may be bad

- 6.4.5.2 Before changing an integrated circuit, it may be helpful to examine the RAM select lines, $\overline{\text{WE}}$ and $\overline{\text{CS}}$. If these inputs do not change between a logic 1 and a logic 0 when the test is run, the problem may be in the RAM select circuitry. The kernal test described in section 6.3.3 should be run.
- 6.4.5.3 If one or more RAM ICs are changed, the test should be run again. Another IC may be bad, but, because of its position in memory, it will not be detected until the earlier problems are solved.
- 6.4.6 <u>TEST 4</u> -- This test checks the erasable programmable read only memory (EPROM), U41, U42, and U43. An output of "E-20" indicates a properly functioning EPROM. An output of "E-21" indicates that one or more of the EPROMs are bad. The quickest solution is to replace the 3 EPROMs with new (programmed) ICs. If this does not correct the problem, there may be a problem with the EPROM select circuitry.
- 6.4.6.1 To change an EPROM, remove the EPROM from its socket and insert the new one. Be careful that the AUSTRON part number on the new EPROM matches the number on the old part. Check for any bent pins on the new EPROM.
- 6.4.7 <u>TEST 5</u> -- TEST 5 generates the necessary receiver signals to calibrate the digital-to-analog converters (DAC) on the lMHz

PHASE SHIFTER PCB and the ACQUIRE/TRACK PCB (AUSTRON P/N, 10398083 and 10398087). Avoid making unnecessary adjustments to these circuit boards. They should require adjustment only when a DAC is replaced.

6.4.7.1 With power off, put one of the two printed circuit boards in the top slot and the other in the middle slot. Turn power on and push TEST 5.

1) <u>1 MHz PHASE SHIFTER CALIBRATION (10398083)</u>

- a) Connect the oscilloscope to U31 pin 5 and trigger on the positive transition of the signal. The TTL level signal at this node will be a 500KHz pulse, with a high level pulse width changing by about 1 µsec, from minimum to maximum. Adjust R19 so that the difference between the short and long periods (measured half-way up on the pulse) is 985 nsec ±5 nsec. This same differential should appear at U31 pin 13 (it may differ by about 20 nsec).
- b) Connect the oscilloscope to U20 pin 5 and trigger on the positive transition of the signal. The TTL level signal at this node will be switching at lMHz, with the logic 1 level changing by about 0.5 microsecond, from minimum to maximum. Adjust R32 so that the difference between the short and long periods is 490 nsec ±5 nsec.
- Turn power off. Connect the oscilloscope to U1 pin 5. Turn power on. Do not execute TEST 5. The signal at this point should be a lMHz square wave. Set the oscilloscope timebase to show 1 cycle and trigger on the positive transition. Adjust R8 to minimize the double edge at the right side of the oscilloscope graticule.

d) Connect the oscilloscope to U3 pin 5. The output should be a lMHz square wave. Set the oscilloscope timebase to show one cycle and adjust R27 to minimize the double edge at the right side of the oscilloscope graticule.

2) ACQUIRE/TRACK CALIBRATION (10398087)

- a) Turn power off and put the ACQUIRE/TRACK PCB in the top slot. Connect the oscilloscope to U28 pin 18. Turn power on and execute TEST 5. This output should be switching between zero volt and one volt (±0.05V).
- b) Connect the oscilloscope to U43 pin 18. The signal should be changing between zero and ±5 volts ±0.5 volt.
- c) Connect the oscilloscope to U40B pin 5 and trigger on the positive going edge of the lMHz signal. The high level period of the signal should be changing and should be adjusted for a difference of 490 nsec ±5 nsec. Adjust R21 as necessary.
- $6.4.8 \ \underline{\text{TEST}} \ 6$ -- TEST 6 provides the necessary stimulus to measure the signatures at the outputs of various latches in the receiver. Put the PCB to be tested in the top slot and connect the signature analyzer according to the table of signatures (shown below).
- 6.4.8.1 To measure the signatures on the lMHz PHASE SHIFTER PCB using TEST 6, connect the signature analyzer according to Table 6-5. Turn power on and execute TEST 6. Measure the signatures and compare to the correct signatures in the table.
- 6.4.8.2 To measure the signatures on the ACQUIRE/TRACK PCB using TEST 6, connect the signature analyzer according to Table 6-6.

TABLE 6-5

REF: TEST:	1 MHz PHASE SHIFTER (SCHM = 12398084) #6	Vcc = 0068 GND = 0000
CLOCK: START: STOP:	U38-2, trigger positive. U39-12, trigger positive. U38-9, trigger positive.	
DEVICE	P/N SIGNATURE	
U12 U38 U39	3 7361 5 H16U 8 A542 or 4A3H 2 UFP6 5 6866 6 H82A 9 58UF 11 HU29 12 225C 15 3762 16 A365 19 0012	

TABLE 6-6

CLOCK: Ul-9, trigger positive. START: U34-12, trigger positive. STOP: U45-13, trigger positive.

DEVICE P/N	SIGNATURE	DEVICE	P/N	SIGNATURE
U3 9	P45U	U35	2 5 6 9	H479
			5	36U3
U27 2	9HP8		6	A940
5	F882			6U59
U27 2 5 6 9	7508		11	219P
	4HU3		12	0A12
11	6PUP		15	3APC
12	182A		16	8U46
15	6175		19	CCU3
16	0C57			
19	FU25	U48	1	A830
			1 5 6 7	P892
U34 2	4U19		6	219P
U34 2	58UF		7	2F30
6	H82A		10	6PUP
9	6866		14	5209
11	P892		15	8096
12			18	A8P7
15			19	446F
16			20	43C6
19			21	AF08
			22	P5C6
			23	5UPF

Turn power on and execute TEST 6. Measure the signatures and compare to the correct signatures in the table.

6.4.8.3 Additional circuits on the ACQUIRE/TRACK PCB should also be checked at this time. Terminate TEST 6 by turning power off. Connect the signature analyzer as shown in Table 6-7 and turn power on. Make sure the Group Repetition Rate (GRI) is set to 65536 µsec. Measure the signatures at the nodes shown in Table 6-7.

TABLE 6-7

REF:	ACQUIRE/TRACK (SCHM = 12398088)	Vcc = 0001
TEST:	NO TEST, SET GRI = 65536	GND = 0000

CLOCK: U3-3, trigger positive. START: U21-3, trigger positive. STOP: U18-6, trigger positive.

		,			
DEVICE	P/N	SIGNATURE	DEVICE	P/N	SIGNATURE
Pl	12 18 S U <u>E</u> F	64FC C74U 5F74 3U5A 9P8F 483A	Ull	3 6 8 10 11	H718 0000 0001 0001 0001
UЗ	5 6	UUUP UUUU	U12	8 9	HUC7 HUC6
U 4	8 11	UUUP 7F4H	U19	5 8 9	F631 3U5C 3U5A
U8	3 7 9	A3A8 12UC	U20	5	C74U
		CHPU	U21	5 8	0001 8001 ₋
U 9	4 6 8 10 11	7F4F P426 C6C0 FOUA H936	U 2 2	5 6 9	73F0 73F1 8AA9
U10 U44 U44	6 8 3 4 5 6 8 9 10	421P 421U 5AP1 CHF1 2526 C5FU 0001 PACP 704U 772F	U23	8	5 F7 5
U47	3 4 5 6 8 9 10 11	AAAA 7777 U8U8 CA42 C713 A591 UH9C 1594			

AUSTRON MODEL 2100 LORAN-C TIMING RECEIVER

7.0 PARTS LISTS

7.1 SCOPE OF SECTION

7.1.1 This section contains lists of replaceable parts which include the reference designator, the part description, and the AUSTRON part number. For convenience in ordering from local suppliers, the manufacturer's part number and the manufacturer's Federal Identification Code (FIC) are also given where applicable.

7.2 ORDERING REPLACEMENT PARTS

7.2.1 To order replacement parts from AUSTRON, Inc., address the order to:

AUSTRON, INC. 1915 Kramer Lane Austin, Texas 78758

Specify for each part, the AUSTRON part number, revision letter, part description, circuit reference designator, and the printed circuit board on which the part is located. To order parts not listed in this section give a complete description of the function of the part and its location in the unit. Along with each order, add the model and serial numbers of the unit, which can be found on a label attached to the rear panel.

7.2.2 Manufacturer part numbers as shown will change occasionally as vendor items are re-evaluated or as improved components become available. The equivalent part currently used in production at the time orders are received will be shipped. Where the manufacturer's part number or FIC is missing, any reputable manufacturer's part of the appropriate value, indicated in the description, may be used.

7.2.3 The circuit reference designator includes the reference designator prefix in the page heading plus the reference designator for the individual part. If, for example, the reference designator prefix for a circuit board assembly is 1A4A7 and the desired component is capacitor C1, the complete circuit reference designator would be 1A4A7C1.

NOTE:

Parts location diagrams are included in section 5.0. Parts lists are assembled within this section in reference designator order.

ASSEMBLY LORAN ASSEMBLY NUMBER REFERENCE DESIGNANTITY	ASSEMBLY LORAN—C TIMING RECEIVER MODI 2100 ASSEMBLY NUMBER 30498041 REFERENCE DESIGNATOR PREFIX 1 QUANTITY EA		
REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART
	FUSE 346 1 AMP 250V	552001-0019	312001
		552001-0024	312002
	CONN, STRAIGHT 3 SOCKET CONTACT	551106-0017	MS3106A-14S-1S
	9. AN3057-6	551013-0006	AN3057-6
Αl	FINAL ASSY LORAN-C TIMING RECEIVER	25498042	
w1	POWER CORD. (SPECIAL)	570076-0002	17250

75915 75915

FIC

96906 81352 24672 70903

MANUAL PARTS LIST MODEL 2100

~			
RECEIVER			
C TIMING		1 A 1	
SY LORAN-C	8042	PREFIX	
LAS	R 254980	ESIGNATOR	٨
FINA	NUMBER	\Box	LL.
ASSEMBLY	ASSEMBLY	REFERENCE	QUANTITY

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
Α1	PCB ASSY FRONT PANEL LCD DISZKEY	10398598		24672
A 2	CB ASSY	10398026		24672
AZAI	ASSY 1ST RF	10398067		24672
N		10398071		24672
2 A	ADC/SAM	10398075		24672
N	ASSY	10398083		24672
2 A	CB	10398087		24672
2	ASSA	10398079		24672
AZA7	ASSY	10398059		24672
A 3	0] TEEE-488(G	12898484		24672
	ASS	10398250		24672
3		10398075		24672
7 7	PANEL ASSY REAR	10998347		24672

ASSEMBLY PCB ASSY FRONT PANEL LCD DISZKEY ASSEMBLY NUMBER 10398598 REFERENCE DESIGNATOR PREFIX 1A1A1 QUANTITY EA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
C1	1 UF 50 V 20 CAP CER	01100-010	7200104	ر 10
25	HE 35V 10 CAP TANT	608017-0105	CS138F105K	81349
	100V ZO CAP CERA	01205-010	<128×10	134
	I HE SO V ZO CAP CERAM	01100-010	720C104	159
U (IIF 35V 10 CAP TAN	08017-010	513AF10	134
S	UMINESCENT LCD BACK LIG	55700-000	554-1232	0 0 0
S	CD 8-DIGIT 1/2" CHAP(S	555700-000	5580-M3	
S	.0 MCD 20MA T1 3/4 LED GR	55600-495	082-49) (4)
S	ED MINITICOLOR (RED/GREEN	55505-009	21-917H	יים קיים קיים
	OMA TI LED RED HI EF	55600-468	MP130	1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
S	S MCD 10MA T1 LED BFD	55600-468	MP130	44.00
S	.5 MCN 10MA T1 LED PED HI EF	55600-468	MP130	4
S	ED MILLTICOLOR (RED/GREEN	55505-009	21-917	381
S ₀	.0 MCD 10MA T1 3/4 LED RED HI EF	55600-465	382-465	4 4 4 4
S 1	.0 MCD 10MA T1 3/4 LED RFD HI EF	55600-465	182-465	9 4 5
S	.0 MCD 10MA T1 3/4 LED PFD	55600-465	J82-46	4
SI	.0 MCD 10MA T1 3/4 LED RFD HI EF	55600-465	182-465	2 4 2 3
SI	.0 MCD 10MA T1 3/4 LED RFD HI EF	55600-465	382-465	4
	ONN 26 PI	51107-662	7215-9	077
	•31W TO-92 XSTR	022N390	N390	134
	K 1/8W 10 RES FXD COM	51110-010	C05GF102	134
	70 OHM 1/8W 10 RES FXD C	51110-047	C056F471	721
	50 OHM 1/8W 10 RFS FXD COM	51110-015	C056F151	76.
	70 OHM 1/8W 10 RES FXD C	51110-0	F471	134
	70 OHM 1/8W 10 RES FXD COM	51110-047	C056F471	134
	70 OHM 1/8W 10 RES FXD COM	51110-04	C05GF471	134
	50 OHM 1/8W 10 RES FXD	51110-01	C050F151	134
	70 OHM 1/8W 10 RES FXD C	51110-04	C056F471	36
O .	70 OHM 1/8W 10 RFS FXD	51110-04	C056F471	134
-	70 OHM 1/8W 10 RES FXD C	5111	C056F471	134
-	70 OHM 1/8W 10 RES FXD COM		C056F471	4 F [
	.7 K 1/8W 10 RES FXD	11110-04	C056F472	134
~	70 OHM 1/8W 10 RES FXD C	5111	C056F4	81349
)

ASSEMBLY	PCB ASSY FRONT PANEL LCD DISZKEY	(CONT)
ASSEMBLY	NUMBER 10398598	
REFERENCE	DESIGNATOR PREFIX 1A1A1	
QUANTITY	EA	

REF DES	PART DES	SCRIPTION			⋖	USTRON PART	MFG PART	FIC
	70 0	8w 10 R	\times	Σ	9	51110-027	C05GF27	134
	WITC	SHBUTTON	٩	LAIN	Y.	53909-001	20.22	000
	WITCH	SHBUTTO	pS	LAIN	Ħ	53909-001	20.22 El-	000
	WITCH	SHRUTTO	2	NIV	F	53909-001	20.22 E1-	000
	WITCH	SHBUTTO	PS	LAIN	F	53909-001	20.22 El-	000
	WITC	SHRUTTO	PS	Z	F	53909-001	20.22 E1-	000
	WITC	SHBUTTO	PS	LAIN	F	23909-001	20.22 El-	000
	WITC	SHBUTTO	2	LAIN	F	53909-001	20.22 El-	000
	WITC	SHRUTTO	ps	AIN	H	53909-001	20.22 E1	000
	WITC	SHAUTTO	PS	NIV	F	53909-001	20.22 El-	000
\boldsymbol{H}	WITC	SHBUTTO	ΡS	HAIN	F.	23909-001	20.22 E1-	000
511	SWITCH.	PUSHRUTTON	SPST,	MIVIO	HT 5	53909-0013		00000
$\boldsymbol{\prec}$	WITC	SHBUTTO	P _S	LAIN	F	53909-001	20.22 E	000
\rightarrow	WITC	SHRUTTON	P.S	LAIN	F	23909-001	20.22 E	000
\rightarrow	WITC	SHBUTTO	PS	LAIN	H	53909-001	20.22 El	000
_	WITC	SHBUTTON	ps	Z	F	53909-001	20.22 El	000
~	WITC	SHBUTTON	Sd	AIN	H	53909-001	20.22 E	000
-	WITC	SHBUTTO	ps	7)	S	23909-000	20 E1-	000
_	WITC	SHBUTTO	PS	8)	ស	23909-000	20 E1-	000
\blacksquare	WITC	SHBUTTO	2		īυ	23909-000	20 E1-	000
2	WITC	SHBUTIO	۲S	4)	ស	23909-000	20 F1-	000
N	WITC	SHBUTTO	ρS	5)	ഹ	23909-000	20 F1-	000
2	WITC	SHBUTTO	рS	6)	N.	23909-000	20 E1-	000
2	WITC	SHBUTTO	ьS		ιΩ	23909-000	20 E1-	000
S	WITC	SHBUTTO	PS	2)	гU	53909-000	20 E	000
2	WITC	SHBUTTO	βS	3)	S.	23909-000	20 E1-	000
N	WITC	SHBUTTO	P _S	(0	w	23909-000	20 E1-	000
2	WITC	SHBUTTO	5	•	ហ	53909-001	20 E1-	000
2	WITCH	SHBUTTO	bS	(-/+	rv.	23909-001	20 F1-	000
	CMC	ADR 2-1	X	P GAT	7	03MM74C86	M74C86	760
UZ	O U	TYPE FF	/TSC	Z	У	03SN74LS37	41537	129
U3	100 D	-TYPE FF	TS	ND CLO		03SN74LS3	N741 S374	129
104	CCMO	Y KEYB	ARD E	CODE	7	03MM74C923	M74C923	760

MANUAL PARTS LIST MODEL 2100

ASSEMBLY PCB ASSY FRONT PANEL LCD DISZKEY ASSEMBLY NUMBER 10398598
REFERENCE DESIGNATOR PREFIX 1A1A1
QUANTITY EA

(CONT)

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
u5 u6 u8	IC OCTAL BUFFER LINE DRVR/RCVR IC CMOS 20 KEY KEYROARD ENCODER IC CMOS 4 DIGIT DISPLAY DECODER IC CMOS 4 DIGIT DISPLAY DECODER	703SN74LS244 703MM74C923N 703ICM7211AM 703ICM7211AM	SN74LS244N MM74C923N ICM7211AMIPL ICM7211AMIPL	01295 40948 32293 32293
-1	AULE ASSI TO C			1 1 1 1

ASSEMBLY PCB ASSY INTERCONNECT ASSEMBLY NUMBER 10398026 REFERENCE DESIGNATOR PREFIX 1A1A2 QUANTITY EA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
C1	700 UF 40 V 10 CAP	2036	X	∞ 、
CS	UF 20 V 10 CAP T	-91080	SISHE	34
C3	UF 20 V 1	608016-0156		_
CRI	5A	701A15A	A15A	03508
CR2	5A DIO S R	701A15A	A15A	03208
CR3	Q	701A15A	A15A	03208
CR4	OOVR SA DIO S R	701A15A	A15A	03508
CR5	N OIO S R	701MR1125	MR1125	04713
L1	CHO	751102-0000	VK20010/38	02114
	WIDERAND CHOKE	751102-0000	VK20010/38	02114
[3		751102-0000	VK20010/38	02114
	NIC	551107-6626	87215-9	00779
RI	4.7 K 1/4W 10 RES FXD COMP	651102-0472	RC07GF472K	81349
T.1	XFMR DOWFR 28V 2 AMP	751310-0001	DSBB2A	
U1	ERTFP: DC/D	570901-0210	8PM-12/210-05	50721
X A 1	N DUAL PFADOUT PC T	551004-0013	6007-024-451-012	11769
XA2	12PIN DUAL	551009-0013	4-451-0	11769
XA3	DUAL READOUT PC T	551009-0013	6007-024-451-012	11769
XA4	CONN DUAL 43786 PTN SOLDER TAIL	551108-0018	ESM43DTKI	54453
XAS	۵	551108-0018	FSM43DTKI	54453
XA6	CONN DUAL 43786 PTN SOLDER TATL	551108-0018		54453
A	10PIN DUAL READ	2000-600155	50-208-10	71765

ASSEMBLY PCB ASSY 1ST RF AMP

	1 A 1 A 2 A 1	
IBER 10398067	ATOR PREFIX	
N U V	E	FI
ASSEMBLY NUME	REFERENCE	QUANTITY

ASSEMBLY PCB ASSY 1ST RF AMP ASSEMBLY NUMBFR 10398067 REFERENCE DESIGNATOR PREFIX 1A1A2A1 QUANTITY EA

(CONT)

REF DES	PART DES	SCRIPTION	VOI.		AUSTRON PART	MFG PART	FIC
3	•1 11F	0		AP CERAMI	01100-010	Y20C104	159
(L)	.1	0		AP CERAMI	01100-010	Y20C104	159
3	• 1	0		AP CERAMT	01100-010	Y20C104	159
	.1 11F	50 <	20	AP	01100-010	\succ	159
(L)	•1 11F	0		AP CERAMI	01100-010	Y20C104	159
3	•1 11F	0		AP CERAMI	01100-010	Y20C104	159
4	• 1 11F	0		AP CERAMI	01100-010	Y20C104	159
4		0		AP CERAMI	01100-010	Y20C104	159
	06	Ī		NNUCTOR VARTABL	51150-039	18-39	225
	0	Ē		NAUCTOR VAPT	51150-010	EE-VL-1000	225
	20	Ŧ		NDUCTOR VAPTABL	51150-082	EE-V-L 82	225
	50	Ī		NDUCTOR VAPTABL	51150-015	EE-V-L 150	225
	9	Ē		NDUCTOR VARTABL	51150-056	FE-V-L 56	225
	IDEB	_		Ę	51102-000	K20010/3	211
	IDE	_		C	51102-000	K20010/3	211
	. A7K	1	_	ES FXD FTI	53001-187	N5501871	134
	.87	œ	_	ES EXD FT	53001-187	N5501871	134
	•6	1/8W	_	FS FX	53001-665	N5506651	134
	2	4	10	ES FXD COM	51102-082	COTGF822	134
	0	20	_	ES FXD FTI	53001-100	N5501002	134
	•66		_	ES EXD FTI	53001-866	N55n8661	134
	0		_	FS FXD FTI	53001-100	N5501002	134
	•66	/8	_	ES FXD FTI	53001-866	N5508661	134
	0	R/	_	FS FXD FTI	53001-100	N55P1002	134
-		8	_	FS FXD FTI	53001-150	N5501500	134
~	50 0	18	_	ES EXD FTI	53001-150	N5501500	134
_		8/	_	ES FXD FTI	53001-200	N5502001	134
\vdash	646	8/	_	ES FXD FTI	53001-249	N5502491	134
_	0		_	FS FXD FTE	53001-100	N5501002	134
$\overline{}$.87	/8	_	ES FXD FTI	53001-1H7	N5501871	134
_	.87	1/8W	_	ES FXD FTI	53001-187	N5501871	134
R17	10 K		_	=	653001-1005	55	81349
$\overline{}$	•66	1/84	_	FS FXD	53001-666	N5508661	134

(CUNI)

ASSEMBLY PCB ASSY 1ST RF AMP ASSEMBLY NUMBER 10398067 REFERENCE DESIGNATOR PREFIX 1A1A2A1 QUANTITY EA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
R19	1/8W 1 RES	653001-1002	RN5501002F	81349
R20	1/8W 1 RF	653001-8661	RNSSDA661F	945 LH
R21	1/8W 1 RES FXD	653001-1002	N	81349
R22	Œ	653001-1500	RN55D1500F	81349
R23	1 RFS F	653001-1501	RN5501501F	81349
R24	R	653001-1009	PN5501009F	81349
1		75198399		24672
U 1		703NE5534AN	NE 5534 AN	18374
us	AM	703NE5534AN	5534A	18324
U3	IC LOW NOISE OP AMP	703NE5534AN	5534	18324
04		703NE5534AN	5534	18324
U 5		703NE5534AN	5534A	18324
90	LOW NOISE	703NE5534AN	5534A	18324
10	IC CMOS QUAD SPST ANALOG SWITCH	703HI-201-5	-201	34371

ASSEMBLY PCB ASSY ZND RF AMPLIFIER ASSEMBLY NUMBER 10398071 REFERENCE DESIGNATOR PREFIX 1A1A2A2 QUANTITY EA

PEF DES	PART	DE.	SCRI	IPTI	NOI			AUSTRON PART	MFG PART	FIC
c1	.01	UF	50	2			RAMT	01100-	Y15C103	159
		=	0	2	CA	C	RAMI	01100-010	Y15C10	159
		=	0	S	CA	J	RAMI	01100-010	Y15C103	159
	0	<u></u>	0	~ :	CA	C	RAMT	01100-010	Y15C103	159
		4	00		Ø	0	P MTC	03000-036	M15-390	213
		Ā	00		V	<u>_</u>	P MTC	03000-025	415-220	279
	15P		00		V		<u>а</u>	03000-015	415-015	213
		ď	00		V	<u>_</u>	P MTC	03000-010	w15-100	279
	0	<u> </u>	0	~	CA	ပ	RAMI	01100-010	Y15C103	159
$\boldsymbol{\neg}$	• 0 1	1	0	2	<		PAMT	01100-010	7	159
_	0	<u> </u>	0	a	CA	S	RAM	01100-010	Y15C103	159
-		<u>-</u>	0	2	CA	ပ	RAMT	01100-010	Y15C103	159
~	0	<u>_</u>	0	~	CA	ပ	PAMT	01100-010	Y15C103	159
$\overline{}$		P	00	ស	CA	C	P MTC	03000-027	415-270	279
~	75	PF	00		<	<u>_</u>	Σ α	03000-075	415-75	213
_	0.4	=	50		Ø	۵	LYCAPHONAT	10008-047	32540c/.047/5/25	508
~	0.4	1	50		Ø	٥	LYCARRONAT	10008-047	32540C/.047/5/25	508
~		1	50		<	٥	LYCAPPO	10008-047	32540C	50R
~	04	=	50	ហ	CA	۵	LYCARBONAT	10008-047	32540C/.047/5/25	508
N		<u> </u>	0	~	S	⊢	z	08016-010	513AF106	134
2		7	0	2	CA		RAMT	01100-010	720C10	159
\sim	٠,	=	0	2	CA	ပ	RAMI	01100-010	720C104	159
\sim	• 1	1	0	2	CA	ပ	RAMT	01100-010	720C104	159
\sim	•	<u>=</u>	0	~	CA		$\boldsymbol{\mathfrak{T}}$	01100-010	720C104	159
2		=	0	2	CA	ပ	RAMI	01100-010	720C104	159
2	• 7	<u>=</u>	0	~	CA	C	RAMI	01100-010	720C104	159
2		1	0	æ	CA		RAMI	01100-010	720C104	159
3	10	1	0	7	CA	-	Z	08016-010	S138F10	134
2	• 1	4	0	~	CA	ပ	RA	01100-010	720C104	159
3	٦.	11	0	N	CA	S	α	01100-010	720C104	159
		=	0		V	p CE	RAMI	100-010	4	71590
3		7	0	N	CA	C	RAMI	01100-010	120C	159
$^{\circ}$		=	0	~	CA		$\boldsymbol{\alpha}$	01100-010	720C104	59

ASSEMBLY PCB ASSY 2ND RF AMPLIFIER ASSEMBLY NUMBER 10398071
REFERENCE DESIGNATOR PREFIX LAIA2A2 QUANTITY EA

FIC	159	159	225	225	225	17		134	134	81349	134	134	134	134	134	134	134	134	134	134	134	134	134	134	134	134	134	168	16	134		134	
MFG PART	Y20C104	CY20C104M	EE-V-L 2	EE-V-L 3	EE-V-L 27	K20010/3	K20010/3	N5501871	N5501871	5508	N5501782	N5503832	N5501002	N5501002	N5501002	N5501002	N5508661	N5508661	N55D8661	N55n8661	N5505621	N5501472	N5503322	N5507152	C076F100	N5501001	N5501002	N550422	N550422	NSSD1002	C056F56	N5501002	
AUSTRON PART	01100-010	01100-010	51150-027	51150-033	51150-027	51102-000	51102-000	53001-187	53001-187	653001-8661	53001-178	53001-383	53001-100	53001-100	53001-100	53001-100	53001-866	53001-866	53001-366	53001-866	53001-562	53001-147	53001-332	53001-115	51102-010	53001-100	53001-100	53001-422	53001-425	53001-100	51110-056	53001-100	
PART DESCRIPTION	UF 50 V 20 CAP CERAMI	1 UF 50 V 20 CAP	7 UH 10 INDUCTOR VARIABL	3000 11H 10 INDUCTOR V	7 LIH IO INDUCTOR VARTABL	IDEBAND CHOK	IDEBAND CHOK	.87K 1/8W 1 RES FXD FTI	.87K 1/8W 1 PES FXD FTI	8W 1 RFS FXD	7.8K 1/8W 1 RES FXD FTI	8.3K 1/8W 1 RES FXD FTI	0 K 1/8w 1 RES FXD FTI	0 K 1/8w 1 RFS FXD FTI	0 K 1/8w 1 RES FXD FTI	0 K 1/8W 1 RES FX	.66K 1/8w 1 RFS FXD FTI	•66K 1/8W 1 RES FXD	.66K 1/8W 1 RES FXD F	.66K 1/8W 1 RES FXD FTI	•62K 1/8w 1 RES FXD FTI	4.7K 1/8W 1 RES FX	3.2K 1/8W 1 PES FXD FTI	1.5K 1/8W 1 RES FXD FTI	0 OHM 1/4W 10 RES FXD COM	K 1/8W 1 RES FXD FTI	0 K 1/8w 1 RES FXD FTI	22 OHM 1/8W 1 RES FXD FTI	22 OHM 1/8W 1 RES FXD FTI	0 K 1/8W 1 RES FXD FTI	6 OHM 1/8W 10 RFS FXD C	0 K 1/8w 1 PFS FXD FTI	Con Cha . 197 . 70%
REF DES		(C)								R3						Ø.	_	_	_	_	_		~ ·	_	~ .	_	\sim	\sim	2	2	\sim	\sim	n

	FIC	18324	18324	18324	18324	18324	27014	34371
	MFG PART	NE5534AN	NESS34AN	NESS34AN	NESS34AN	NF5534AN	Lм311 H	H1-201
(CONT)	AUSTRON PART	703NE5534AN	703NE5534AN	703NE5534AN	703NE5534AN	703NE5534AN	703LM311H	703HI-201-5
ASSEMBLY PCB ASSY ZND RF AMPLIFIER ASSEMBLY NUMBER 10398071 REFERENCE DESIGNATOR PREFIX 1A1A2A2 QUANTITY EA	PART DESCRIPTION	LOW	3 0 1	C LOW	M 0 7	ပ	VOLTAGE COMPARATORS	IC CMOS DUAD SPST ANALOG SWITCH
ASSEMBLY ASSEMBLY REFERENCE QUANTITY	REF DES	111	02	113	104	05	90	11

ASSEMBLY PCB ASSY ADC/SAMPLE HOLD ASSEMBLY NUMBER 10398075 REFERENCE DESIGNATOR PREFIX 1A1A2A3 QUANTITY EA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
c1	000 PF 100V 5 CAP DIP M	03000-010	M05F4102	7
C.S.	00 PF 500V 5 CAP CERAMI	01105-033	N30-A332K	75.
င်ဒ	000 PF 100V 5 CAP DIP MIC	0000-01	0270	134
4 0	01 HF 250V 10 CAP POLYCAPRONA	10008-010	32540C/.001/10/25	508
C5	01 HF 250V 10 CAP POLYCAPHONAT	10008-010	325400/.001/10/25	508
C6	01 HF 250V 10 CAP POLYCAPRONAT	10008-010	32540C/.00	508
C.7	2 PF 500V 5 CAP DIP MT	03000-025	M15-220J	279
C8	1 HF 50 V 20 CAP CERAM	01100-010	Y20C104	159
	35V 10 CAP TAN	08017-047	S138F47	134
010	1 11F 50 V 20 CAP	01100-010	YZOC	159
	IN 35V 10 CAP TAN	08017-047	S138F47	134
	HF 50 V 20 CAP CERAM	01100-010	Y20C104	159
	UF 50 V 20 CAP CERAMI	01100-010	Y20C104	159
	1 LIF 50 V 20 CAP CERAM	01100-010	Y20C104	159
	I DEBAND CHOK	51102-000	K20010/3	717
75	I DEBAND CHOKE	51102-000	K20010/3	211
R]	7 K 1/4w 10 RES FXD COM	51102-027	C076F273	134
R2	.5 K 1/4W 10 PES FXD COM	51102-015	C076F152	134
R3	K 1/4w 10 PFS	51102-082	COTGFB2	134
R4	7 K 1/4w 10 RES FXD C	51102-027	C076F273	134
RS	00 OHM 1/4W 10 RES FXD COM	51102-010	C07GF101	134
R6	.2 K 1/4W 10 RES FXD	51102-082	COTGFB22	134
R7	.2 K 1/4w 10 PES FXD COM	51102-082	C076F822	134
28	00 OHM 1/4W 10 RES FXD COM	51102-010	C07GF101	134
0.0	.2 K 1/4w 10 RES FXD COM	51102-082	COTGF822	134
1 	C GUADA 2-INP POS-AND	03SN74LS0	N741 SOR	129
U 2	C CMOS AUAD SPST ANALOG SWITC	03HI-201-	1-20	437
113	C DUAL MONOSTABLE MULTIVIARA	035N74L522	N741 52	129
40	C QUADR 2-INP NAND GAT	03SN74LS0	N741 S00	129
115	C GUAN N-TYPE FLIP-FLO	03SN74LS17	N741 S175	129
90	C SAMPLE AND HOLD GATE	03HA-2	A1-2425	437
11	C LOW NOISE OP A	03NE5534	E5534A	832
1)8	C LOW NOISE OP A	03NE5534A	E5534A	18324

MANUAL PARTS LIST MODEL 2100

	FIC	24355 01295 01295 34371 34371
	MFG PART	AD-ADC802-12 SN74LS374N SN74LS374N HA1-2425-5 HA1-2425-5
(CONT)	AUSTRON PART	703ADC80712 703SN74LS374 703SN74LS374 703HA-2425
ASSEMBLY PCB ASSY ADC/SAMPLE HOLD ASSEMBLY NUMBER 10398075 REFFRENCE DESIGNATOR PREFIX 1A1A2A3 QUANTITY EA	PART DESCRIPTION	IC 12 BIT A/D CONVERTER IC OCTAL D-TYPE FF W/TSC AND CLOCK IC OCTAL D-TYPE FF W/TSC AND CLOCK IC SAMPLE AND HOLD GATED OF AMP IC SAMPLE AND HOLD GATED OF AMP
ASSEMBLY ASSEMBLY REFERENCE QUANTITY	REF DES	U9 U10 U11 U12

ASSEMBLY PCB ASSY 1 MHZ PHASE SHIFTFR ASSEMBLY NUMBER 10398083
REFERENCE DESIGNATOR PREFIX 1A1A2A4 OUANTITY EA

REF DES	PART	DF.S	SCRIPT	NOI.	-			AUSTRON PART	MFG PART	FIC
CI	56	r L	5000	ស	<	\rightarrow	٩	03000-056	5.5	
	9	PF	0	ឃ	CAP	•	۵	00-056	S	13
	0	PF	0	r.	<	\blacksquare		03000-010	-10	279
	100	70	00		Þ	Ιb	٧	03000-010	5-101	279
	•	<u>_</u>	0	0	<	E		01205-010	4RR104	134
	0	1	0 0		V	ERA		01205-010	2PX 103	75.
	•	1	0		٧	ERI		01205-010	4 BP 1	134
	00	PF	00	Ŋ	Ø	\vdash	4	03000-010	5FA102J0	134
S.	0	ď	0 0	Ŋ	4	H	A	03000-010	5FA102J0	76.
~	00	P F	0 0	ស	\triangleleft	⊢		03000-010	SFAIDZJ	134
-	47	i d	00	r.	<	IP MI		03000-047	5-470J	279
~ .	9	ů.	00	ហ	۷	IP MI		03000-056	5-560	-
~ ,	000		00		<	⊢	٨	03000-010	5FA102	134
~	200	F.	>		Ø	ERA		01105-022	0A-222K	134
_	•	Ē	0		<	ERI		01205-010	4BR104	134
_	•	1	0		Ø	ERI		01205-010	4BR104	34
_	0	<u>-</u>	00	10	<	ERA		01205-010	2PX10	134
-	0	Ē	00		Q	ERA		01205-010	2BX 102	134
~	~	P F	0 0	ហ	\triangleleft	\blacksquare	Α.	03000-047	5-470	279
\sim	26	D.	00	ıJı	۹	-		03000-056	5-560	. ר ר
N	9	Ţ	0 0	ល	<	\vdash	A	03000-056	5-560	, ה ה
2	2	<u> </u>	2<	10	V	Ø		08017-022	3AF2	۶ - ۱ ۲ - ۱
2	1000	P.	0	S	<	\vdash	٧	03000-010	5FA102	134
2	0		00	ν.	Ø	\rightarrow	٨	03000-010	5-1000	279
\sim	Ŋ				Ø	Ø	٧	000-00060	-011A	300
\sim	0	<u> </u>	0		Ø	·		01105-010	0A102K	5.0
2	00	<u>L</u>	00		<	ER		01105-010	0 A 1 0 2	159
\sim	•	<u> </u>	S					08015-033	380335	751
	3,3	Ē	150	10				15-0		81349
3	0	=	50		V	OLYCA	PRONATE	10008-010	540C/.	508
3	r	<u>=</u>			CAP	TANT		08013-033	3PB337K	134
(L)	•	Ē	0		⋖	تعا		01265-010	K14PP104	3 6
(L)	0	Ī.	0		<	Z V		08016-010	138F107	81349

ASSEMBLY PCB ASSY 1 MHZ PHASE SHIFTER ASSEMBLY NUMBER 10398083 REFERENCE DESIGNATOR PREFIX 1A1A2A4

QUANTITY		4		i	.				
REF DES	PART	nFS	SCRIP	TION	z		AUSTRON PART	MFG PART	FIC
സ	C	1	0		⋖	TANT	08016-010	S13RE107K	134
ന	0		0	ß	CAP		03000-010	MOSFA102	134
C		4	3	~			08015-033	S13Rn335	134
C	0	40	00	~	Q	ERA	01205-022	K128X221	134
(L)	N	Q IA	00		d	ERA	01205-022	K128x221	134
E	0	- -	00	_	D	ERA	01205-010	K12PX103	134
4	0	<u>=</u>	00	_	Ø	ERA	01205-010	K12AX103	134
4		<u> </u>	0	_	Ø	EB	205-010	12BX103	81349
4	0	1	0.0	~	<	ERA	01205-010	K128X103	134
4		11	00	_	V	ERA	01205-010	K128X103	134
4		1	00	~	⋖	EPA	01205-010	K12BX103	134
4		<u> </u>	0.0	_	Ø	EHA	01205-010	K128X103	134
4		1	00		P	ERA	01205-010	K128X103	134
4		1	00	~	Ø	ERA	01205-010	K128×103	134
4		<u>u</u>	0.0	_	V	ERA	01205-010	K12PX103	134
4	0	11	00	~	<	ERA	01205-010	K128X103	134
S		<u> </u>	00	_	V	ERA	01505-010	K12BX103	134
S.		<u> </u>	00	~	<	ERA	01205-010	K128X103	134
S		41	0 0	~	<	ERA	01205-010	K12PX103	134
ij.		11	00	-	⋖	ERA	01205-010	K12PX103	134
5		1	00	-	V	ERA	01205-010	K12PX103	134
5		1	00	_	Ø	ERA	01205-010	K128×103	134
ß		<u> </u>	00	~	Ø	ERA	01205-010	K12RX103	134
D		11	00	7	Ø	ERA	01205-010	K128x103	134
R:		11	00	~	⋖	ERA	01205-010	K128X103	134
R.		11	00	_	d	EHA	01205-010	K129X103	134
Ý		15	0.0	_	Q	ERA	01205-010	K128X103	134
9		μĪ	00	_	⋖	EHA	01205-010	K128X103	134
9		11	0	_	V	E R	01205-010	K12Bx103	134
\$		11	0	_	Ø	EPA	01205-010	K12BX103	81349
C 6 4	• 01	1	1000	10	CAP		015	K12RX1	34
9		H.	0	~	Q	ERA	-010	12BX103	81349
£		15	0	_	Þ	ERA	01205-010	K128X103	134

SHIFTER		1010204	
PHASE			
		FIX	
ZHW	10398083	PREFIX	
-	398	α	
ASCY		NAT	
PCR /	VUMBER	DESIGNATO	L
۲. ۲	_	REFFRENCE	
ASSEMBLY	ASSEMBLY	FFRE	TITMOHO
AS	AS	RF	2

FIC	136	7 7	761	70.	4 6 1	יים ר סיר	101	, נ נ	יים זים	81349	134	134	34	76.	34	36	7	75.	134		3.0	134	3.5	134	134	134	134	134	36.	134	. ר ר	7 7) (
MFG PART	128x103	128x103	128x103	12PX103	12PX	128x103	15-151.1	5-560	15-150	14	91	91	07GF103	07GF103	07GF103	07GF104	07GF123	07GF123	07GF	XRSK	5502055	5501212	5504121	550205	5501002	5501002	5501002	5509091	5507500	550	XDZZX	07GF103	. C
AUSTRON PART	01205-010	01205-010	01205-010	01205-010	01205-0	01205-010	03000-015	03000-026	03000-056	4	011N91	011N91	51102-010	51102-010	51102-010	51102-010	51102-012	51102-012	5110	59011-050	53001-205	53001-121	53001-412	53001-200	53001-100	53001-100	53001-100	53001-909	53001-750	53001-825	59011-020	51102-010	000-10062
DESCRIPTION	10 CAP CERA	100V 10 CAP CERA	UV 10 CAP CERA	100V 10 CAP CERA	100v 10 CAP CERA	100V 10 CAP CEPAF	OV 5 CAP DIP MIC	500V S CAP DIP MT	PF 500V 5 CAP DIP MIC	0 S ST	DIO S ST	TS S OIO	1/4W 10 RES FXD COM	1/4W 10 RES FXD COM	1/4W 10 RES EXD COM	1/4W 10 RES FXD COM	174W 10 RES FXD COM	1/4W 10 PFS FXD COM	1/4w 10 RES FXD	1/24 10 RES VAR CFP	1/8w 1 RES FXD	1/8w 1 RES FXD F	1/8w 1 RES FXD	1/8w 1 PFS FXD F	1/8w 1 RFS F	1/8W 1 RES EXD F	1/8w 1 RES F	1/8W 1 RES F	HM 1/8W 1 RFS FXD	1/8w 1 RES F	1/2W 10 PES V	1/4W 10 RFS FXD	1/8w 1 DEC EYD FY
PART	0				• 0 1	0	S	56	9	^	RV7	R V 7	0	0	0	00	٦	~	00		0.5	2.1	• 12	0	0	0	0	• 0 0	20	2.5	0	0	c
REF DES	293	9	9	_	_	/	~	7	~	α	Ω.	α	۲ . ا	22	R3	44	25	R6	R7	88	O.	_	_	_	<u> </u>	-		_		R18	_	\sim	~

	FIC	134	1	134	134	134	134	313	134		134	134	3		134	134	134	134	134	134	134	81349	134	134	134		313	134	129	129	129	129	129	01295	954
	MFG PART	0001000	JON TORCH	N5501002	N5501002	N5509091	Z	6 X R S K	N5501622	N550909	C07GF100	5508252	6XR20K		N55n2002	N5501002	N5501002	N5501002	C07GF103	N5509091	N5507500	~	C076F222	C07GF331	C076F100		R N N K	5012	25 14	1574	1574	15/14	41.53	NE6ES 141NS	5252
(CONT)	AUSTRON PART	001-10053	001-10066	53001-100	53001-100	53001-909	53001-750	59011-050	53001-162	53001-909	51102-010	01-	59011-n20		53001-200	53001-100	53001-100	53001-100	51102-010	53001-909	53001-750	05-01	51102-052	51102-033	51102-010		59011-050	53001-121	03SN74LS22	03SN74LS74	03SN74LS12	035N74LS74	03SN74LS3	35N74L539	7032518252
PCB ASSY 1 MHZ PHASE SHIFTER NUMBFP 10398083 DESIGNATOR PPEFIX 1A1A2A4 FA	PART DESCRIPTION			0 K 1/8w 1 PFS FX() F11	0 K 1/8W 1 RES FXD	1/8W] PFS FXD FT	NHM 1/8W 1 PFS FXD FT	K 1/2W 10 PFS VAR CFR	6.2K 1/8w 1 DES EXD FILM		O OHM 1/4W 10 RFS FXD COM	2.5K 1/8W 1 PFS FXD F	K 1/2W 10 RFS VAR C	TO	O K 1/8W 1 RFS FXD FTI	0 K 1/8W 1 PES F	O K 1/8W 1 RFS FXD FTI	0 K 1/8W 1 RFS F	0 K 1/4W 10 RES FXD	.09K 1/8W 1 RFS FXD FTI	50 OHM 1/8W 1 RFS FXD FTI	K 1/44 10 RFS FXD C	.2 K 1/4W 10 RES FXD COM	30 OHM 174W 10 RFS FXD COM	0 OHM 1/48 10 RES FXD COM	OT USFD	K 1/2W 10 RES VAR CF	2.1K 1/8W 1 RFG	C DUAL MONOSTABLE MULTIVIA	C DUAL N-TYPE FLIF	C ONFINIT DU	C DUA! N-TYPE	C DUAL DECAPE COUNTE	C DUAL 4-HIT RINARY COUNT	C DUAL CASCADABLE 8-
ASSEMBLY ASSEMBLY N REFERENCE	REF DES	- (V	2	~	C	10	10	1	<i>ا</i> ر	(C)	C.	R32	(L)	(5)	ന	3	E	3	E	4	4	4	4	4	4	4	4		112	U3				

ASSEMBLY PCB ASSY 1 MHZ PHASE SHIFTFR ASSEMBLY NUMBER 10398083 REFFRENCE DESIGNATOR PREFIX 1A1A2A4 QUANTITY FA

FIC	300	01295	יס	, מ ה	1 17	י סי	7 0	7 0	י עי	120	32	7	• 0	0	0	ָ ה נ	י ס וול	0	0 0	54	20	3	7.1	29	29	32	29	0	, 0	129	120	, 0	O
MFG PART	- 7	NOOSI	41 574	486N	72 14	725 15	30.00	0 5		NATE: 347NS	N	$^{\circ}$	SN741 S221N	N00 V	5.7	\ \ \ \	574	S.	539	52	33	C	MC1741CP1	W	7	64	14	450	S	N472 14	41.53	62 14	74154N
AUSTRON PART	03SN74LS3	703SN74LS00N	03SN74LS7	03SN7486N	03SN7	03SN74LS74	03SN741 S39	03SN74153	03251.52521	035N741.S	03NE5019	03MC1741C	03SN74L	03SN74LS0	035N74LS7	035N74LS2	03SN74LS7	03SN74LS3	035N74LS3	032513250	03SN74LS3	03NE0	03MC1741C	03SN74LS22	14LNSE0	03NE564	03SN74LS3	035N74S00	035N74L52	03SN74LS7	03SN74LS3	03SN74LS	03SN74154
PART DESCRIPTION	C OCTAL D-TYPE F	ADR 2-INP NANI	C DUAL D-TYPE FLIR	C OULARR 2-THP EXCL	C DUAL N-TYPE FLIF	C DUAL D-TYPE FLIP-FLO	C DUAL DECADE COUNTER	C DUAL 4-BIT BINARY COUN	C DUAL CASCADABLE 8-BIT COMPARA	C OCTAL D-TYPE FF W/TSC AND CLOC	C 8-RIT UP-COMPATIBLE DIA CON	C GENERAL PURPOSE OF AMP	C DUAL MONOSTABL	C GUADE 2-INP NAND GA	C DUAL D-TYPE FLIP-FL	DUAL MONOSTABLE	C DUAL D-TYPE FLIP-FL	C DUAL DECADE COLIN	C DUAL 4-BIT BINARY COUN	C DUAL CASCADARLE 8-BIT COMP	C OCTAL D-TYPE FF W/TSC AND CLOC	C 8-RIT UP-COMPATIBLE DIA C	C GENERAL PURPOSE	C DUAL MONOSTABLE MI	C TRIPLE 3-INP NAND	C PHASE LOCKED LOC	C DUAL DECADE COUNTER	C QUADR 2-TNP NAND GA	C DIJAL MONOSTARLE M	C DUAL D-TYPE FLIP-FL	C OLIADP TWO INPUT OR G	C OCTAL D-TYPE FF W/TSC AND	C 4-1 TNF TO 16-LINE DECO
REF DES	UA	60			_		014	015	U16	117	0.18	6[1]	020	121	022	023	U24	1125	026 	027	U28	620	030	U31	032	E C C	U34	U35	036	037	138	039	040

Ç
0
_
210
MODEL
تتا
C
Σ
₩
IS
\vdash
_
v
-
\sim
ARIS
d
-
MANUA
_
=
\leq
7
2

	FIC	34371 04713
	MFG PART	HA1-2425-5 MC1741CP1
(CONT)	AUSTRON PART	703HA-2425 703MC1741CP1
ASSEMBLY PCB ASSY 1 MHZ PHASE SHIFTFP ASSEMBLY NUMBER 10398083 REFERENCE DESIGNATOR PREFIX 1A1A2A4 QUANTITY EA	PART DESCRIPTION	IC SAMPLE AND HOLD GATED OP AMP IC GENFRAL PURPOSE OP AMP
ASSEMBLY ASSEMBLY PEFERENCE QUANTITY	REF DES	U41 U42

ASSEMBLY PCB ASSY ACQUIPE/TRACK ASSEMBLY NUMBER 10398087 REFERENCE DESIGNATOR PREFIX 1A1A2A5 QUANTITY EA

REF DES	PART	DFG	SCRIPT	ION	7		AUSTRON PART	MFG PART	FIC
C1	330	H.	;	10	Ø	TANT	08013-033	13RR33	1ع4
	9	4	000	ណ រ	Ø	DIP MTCA	03000-026	15-560J	213
		L C	0	S	V	IP MIC	03000-010	05FA10	134
	9	4	0 0	5	Ø	IP MTC	03000-056	15-5600	ָר <u>ר</u>
	•	<u>u</u>	0	10	Ø	CERTFTI	01205-010	14RR10	1 to (
	20	Δ.	00	TC	Ø	ПР	03000-015	15-151	270
	0	<u>L</u>	00	20	<	ERA	01205-010	128x102	7 E L
	0	<u>L</u>	00	10	4	ER	01205-010	12BX 103	4 6 1
σ.	•	=	0	10	⋖	ERI	01205-010	14BR104	1 7 C
		<u></u>	1000	10	CAP	CERAF TI	601205-0103	CK12BX103K	81349
- .		=	5 5	10	٧	AN	08017-010	138F105	134
⊸ .	•	<u>L</u>	20	10	Ø	۸V	08017-010	138F105	134
٠,		<u> </u>	0 (10	Ø	<u>د</u> ت	01505-010	12BX 103	134
→ .		<u>L</u>	٠ >	0 [۹	Z	08017-010	13RF105	134
-	0	==	0	10	Ø	AN	08016-010	13BE107	134
-	0	1	0	10	Ø	ANT	08016-010	138E107	134
,	•	<u> </u>	0	10	Ø	FRI	01205-010	14RR104	134
→ ,	•	<u> </u>	0	10	Þ	CERIFTI	01205-010	14PR104	134
- (0	=	00	10	Ø	ERA	01205-010	12Bx 103	134
2	0	<u> </u>	00	10	Ø	ERA	01205-010	12RX103	134
\sim	~	L d	00		٥	IP MIC	03000-047	15-470J	270
N I	0	T.	00		Ø	ДЬ	03000-010	05FA102	134
N	0	=	00		Ø	ERA	01505-010	128×103K	134
N I	• 01	1		0	Ø	CERAF 11	01205-010	12BX 10	134
2		<u>L</u>	00		<	E R	01205-010	128X103	134
V (<u> </u>	00		Δ	ERA	01205-010	12BX103	134
~ (<u></u>	00		Ø	ERA	01205-010	12BX 103	134
~ (ī.	0 0		Ø	ERA	01205-010	12PX 103	134
N I		1	00		Ø	ERA	01205-010	12BX103	134
(L)		1	00		Ø	E E	1205-010	128x103	134
(1)		<u>L</u>	00		Ø	ERA	01505-010	12RX103	134
m I		=	00		۷	ERA	01205-010	12BX 103	134
(T)		<u>_</u>	00		⋖	ERA	01505-010	12BX103	81349

FIC

ASSEMBLY ASSEMBLY REFFRENCE QUANTITY	PCB NUMBER	A S S S S S S S S S S S S S S S S S S S	Y ACOL 039808 TOR PE	OUIRI 087 PREF	EZTRACK IX lAlA	ack alazas	(CONT)	
REF DES	PART	DES	SCRIPI	TION	7		AUSTRON PART	MFG PART
6.	.01	=	0	10	A	ERA	01205-010	K12BX103
C35	• 0 1	=	1000	10	CAP	CERAFTI	1205-01	12B
E	• 01	<u>H</u>	0	10	Þ	ERA	01205-010	K12BX103
3	• 01	=	0	10	<	ERA	01205-010	K128X103
3	• 01	<u>L</u>	\supset	10	Ø	ERA	01205-010	K12AX103
3	• 01	1	1000	10	A	CERAFTI	01205-010	K12BX103
4	• 0 1	7			٧	CERAFTI	01205-010	K12BX103
4	• 0 1	7	0		V	ERA	01205-010	K12BX103
4	• 01	1	1000	10		EP	01205-010	K12RX103
4	• 0 1	<u> </u>	1000		V	EPA	01205-010	K128×103
4	• 0 1	<u> </u>	1000		⋖	ERA	01205-010	K128X103
4	.01	1	1000		Ø	EHA	01205-010	K12PX103
4	.01	<u> </u>	1000		V	ERA	01205-010	K128x103
4	.01	4	1000		Ø	FRA	01205-010	K128X103
4	.01	=	1000		A	E P.A	01205-010	K128×103
4	• 01	1 5	1000	10	CAP	EΒ	205-010	K128X103
2	• 01	7	1000		V	EPA	01505-010	K128×103
5	• 01	=	1000		<	ERA	01205-010	K128X103
5	• 0 1	1	1000	10	Ø	نعا	01205-010	K128×103
2	• 01	1			V	ERA	01205-010	K128X103
S	• 01	Ē			A	Let	01205-010	K12BX103
5	• 01	<u>=</u>	1000	10	CAP	ERA	01205-010	K128×103
2	• 01	Ē			Ø	ERA	01205-010	K12BX103
Š	• 01	<u>!</u>			V	ERA	01505-010	K12BX103
LC:	• 01	=	0		Þ	ш	01205-010	K128X103
U	• 0 1	=	0	10	CAP	L.	01205-010	K128×103
9	• 0 1	=	100Λ	10	CAP	RA	01205-010	K12BX103
9	• 01	1	0	10		EPA	01205-010	K12PX103
9	• 01	<u>=</u>	0	10		R A	1205-010	K12RX103
9	.01	=	0	10	⋖	ERA	01205-010	K128X103
9	• 01	<u>=</u>	0	10		ERA	01205-010	K128×103
9	• 01	7	1000	10	CAP	CERAFTI	05 - 01	K12BX103
9	• 01	1	0	10	A	ERA	01205-010	K128×103

PCB ASSY ACQUIRE/TRACK	10.	DESIGNATOR PREFIX 1A1A2AS	EA
PCB A	NUMBER		ΕA
ASSEMBLY	ASSEMBLY	REFERENCE	GUANTITY

ASSEMBLY 103 2008	REFERENCE DESIGNATOR PREFIX 1A1A2A5	

REF DES	PART DESCRIPT	ION	AUSTRON PART	MFG PART	FIC
R1	1/4	RES FXD COM	51102-047	79F472	81349
	X 1/4	RFS F	1102-047	7GF472	134
	•	FS F	51102-047	7GF472	
	•7 K 1/4	RES FX() C	51102-047	76F472	
	•7 K 1/4	PES FXD	51102-047	7GF472	134
	•7 K 1/4	RFS FXD C	51102-047	7 GF 472	134
	•7 K 1/4	RES FXD	51102-047	7GF472	3 6
	•7 K 1/4	ES FXD	51102-047	7GF472	134
o	.87K 1/8	ES FXD F	53001-487	504871	134
	11 K 1/8 1	PFS FXD FTIM	653001-1102		134
→ .	50 0HM 1/8	FS FXD	53001-750	507500	134
-	.1 K 1/8	FS FXD F	53001-110	501101	· ·
→ ,	x 1/8	ES FXD	53001-200	502001	134
→.	0 K 1/4	FS FXD	51102-010	7GF103	34
-	0 K 1/8	ES FXD	53001-100	501002	134
~ ,	0 K 1/8	ES FXD F	53001-200	50202	134
-	0 × 1/8	ES FXD	53001-100	50102	134
٠,	0 K 1/8	ES FXD	53001-100	5n1002	134
→ (0 K 1/8	ES FXD F	53001-100	5010	134
2	2.5K 1/8	RES FXD F	53001-825	508252	134
N .	M2/1 × 0	O RFS VAR	59011-050	220	313
	C OUADP TW	NPUT OR GAT	03SN74LS3	41.532	129
115	C 8-TNP NAND	GATE	03SN74L53	4153	129
(13	C DUAL D-TYP	FL IP-F	03SN74LS7	41.574	129
7 (1)	חשווה כי	EXCL-OR	03SN74LS8	41,586	
	C OUADA Z-IN	MAND GAT	03SN74L	5 14	129
90	C OLLAD 2-TO	-LINF DA	03SN7415	4]5	129
0.7	C DUAL DECAD	COUNTE	03SN74LS	41.53	129
11.8	C DUAL DECAD	COUNTE	03SN74L53	41.53	129
	C DUAL 4-BI	INARY COU	03SN74393	4393	9
010	C TRIPLE 3-1	DNA!	3SN74LS1	4151	129
	OUADR 2-IN	MAND GAT	035N74L500	N741 S00	129
U12		FLIP-FLOP	703SN74LS74N	~	01295

	FG PART FIC		AUTO 211	74N 0129		4604 N4	4604 N4	\sim	74N 0129	74N 0129	74N 0129	74N 0129	74N 0129	3N 0129	164N 0129	164N 0129	374N 0129	N 1832	240N 0129	240N 0129	374N 0129	374N 0129	374N 0	74N 0129	4N 0129	74N 0129	74N 0129	74N 0129	129	129	1832	471		0150	9954
	2	,	+	7	MM74C7	4	74C	SN7417	SN74LS	4	4	149	SN741 S	SN7439	SN741 S	S147NS	S 147 NS	019	41.5	41 5	41.5	5 14		S 147 MS	S 14 L NS	-	4	-	S 14LNS	41.5	019	_	AD-DAC	N7439	251.525
(CONT)	AUSTRON PART	7231721320	+-01+-200	035N74L	03MM74C		74C74		0	03	03SN74LS7	03SN74LS	03SN74LS7	03SN7439	03SN74LS16	03SN74LS	03SN74LS37	03NE5019	03SN74LS24	035N74L524	03SN74LS3	SN74LS37	03SN74LS37	035N74LS37	035N74L537	SN74LS37	03	03SN74LS3	035N74L53	Z,	03NE501		703DAC80ZCHI	035N74393	032565
PCB ASSY ACQUIREZTRACK NUMBER 10398087 E DESIGNATOR PREFIX 1A1A2A5 EA	PART DESCRIPTION		C DOME DELINE FLICT	C DUAL D-TYPE FLIP-FLO	C CMOS DUAL D-TYPE FL	C CMOS DUAL D-TYPE FLIP-	C CMOS DUAL D-TYPE FLIP-	C DUAL D-TYPE FLT	C DUAL N-TYPE FLIP-	C DUAL D-TYPE FLT	C DUM N-TYPE FL	C DUAL D-TYPE FLT	C DUAL N-TYPE FL	C DUAL 4-BIT BINARY C	BIT DAPALLELOUT SER SHIFT REGU	BIT PARALLFLOUT SER SHIFT	C OCTAL D-TYPE FF W/TSC AND	C R-HIT UP-COMPATIBLE D	C OCTAL INV BUFFER LINE DRVR/P	C OCTAL INV BUFFFR LINE DRVRZ	C OCTAL D-TYPE FF W/TSC	C OCTAL D-TYPE FF W/TSC AND CL	TAL D-TYPE FF W/TSC AND CL	C OCTAL D-TYPE FF W/TSC AND CL	C OCTAL D-TYPE FF W/TSC	C OCTAL D-TYPE FF W/TSC AND CL	C OCTAL D-TYPE FF W/TSC	C OCTAL D-TYPE FF W/TSC A	C OCTAL D-TYPE FF W/TSC AND CL	C PUAL MONOSTAPLE MULTIVIPRA	C 8-RIT UP-COMPATIBLE D/A	C OP AMP INTL	12 RIT DIA CON	C DUAL 4-BIT R	C PITAL CASCADABL
ASSEMBLY ASSEMBLY REFERENCE QUANTITY	REF DES		CTO		015	U16	017	018	010	020	U21	1122	U23	U24	025	126	127	1128	029	030	0.31	032	033	1)34	135	136	U37	U38	039	0 7 ()	041	1142	043	1)44	0.45

MANUAL PARTS LIST MODEL 2100

	FIC	99547 01295 01295 01295
	MFG PART	25LS2521 SN74393N SN74154N SN741574N
(CONT)	AUSTRON PART	70325LS2521 703SN74393N 703SN74154N 703SN74LS74N
ASSEMBLY PCR ASSY ACQUIREZTRACK ASSEMBLY NUMBER 10398087 REFERENCE DESIGNATOR PREFIX 1A1A2AS RHANTITY FA	PART DESCRIPTION	IC DUAL CASCADARLE B-BIT COMPARATOR 70325LS2521 IC DUAL 4-BIT BINARY COUNTER IC 4-I INF TO 16-LINE DECODERS/MUX 703SN74154N IC DUAL D-TYPE FLIP-FLOP 703SN74LS74
ASSEMBLY ASSEMBLY REFERENCE QHANTITY	REF DES	U46 U47 U48 U49

ASSEMBLY PCB ASSY MPU/MEMORY ASSEMBLY NUMBEP 10398079 REFERENCE DESIGNATOR PRFFIX 1A1A2A6 QUANTITY FA

REF DES	PART	7	SCRIPT	NOI			AUSTRON PART	MFG PART	FIC
		7	0.0	10	Ø	CERAFTI	01205-010	12BX10	134
		1	0	20	Ø	FRA	601100-0104	Y20C10	15
		<u> </u>	0	50	◘	3	100-010	200104	159
		ď	00	2	Ø	\vdash	03000-022	M15-220	279
		=	00	10	Δ	لغا	01205-010	R X	134
		P	00	5	Þ	DIP MICA	03000-027	5-270	279
		Б	0 0		V	IP MIC	03000-027	15-270	279
		<u>L</u>	2 V		<	TANT	08017-010	13RF105	134
60	• 01	<u> </u>	1000	10	CAP	Ø	5-01	α	81349
$\vec{}$		4	0 0		Þ	CERAFTI	01205-010	12BX103	134
\blacksquare	0	7	00		V	نت	01205-010	12PX10	134
\blacksquare	9	ÞΕ	00		V	I	03000-056	5-560	213
_		D F	0 0		Ø	\blacksquare	03000-075	5-750	213
$\overline{}$	0	1	00	10	Δ	CEPAFTI	01205-010	2RX103	134
-		Ē	50	10	CAP	С	10008-010	540C/.0	
	2	J D	00	5	A	DIP MICA	03000-055	SFN221J0	902
\boldsymbol{T}		Ē	0	50	<	E E	01100-010	00104	159
\leftarrow		1	0	20	A	ناء:	01100-010	0C104	159
_		9	00	2	V	DIP MICA	280-00060	5-821	213
\sim	~	<u> -</u>	0	20	<	EP	01100-010	0C104	159
2	_	4	0	20	CAP	ER	01100-010	0010	159
\sim	0	=	0 0	10	Ø	EPA	01205-010	28x103	134
\sim	0	<u> </u>	0 0	10	Q	CERAFTI	01205-010	2BX103	134
2	0	<u> </u>	0 0	10	Ø	ERA	01205-010	2PX 103	134
2	0	<u>u</u>	0 0	10	V	ERA	01205-010	2HX 103	134
\sim	0	1	0 0	10	J	ERA	01205-010	28X103	_
\sim	0	F	00	10	V	ند	01205-010	2BX103	~
\sim		1	0 0	10	Q	CERAFTI	01205-010	2PX103	_
2	0	Ē	0 0	10	CVD	CERAFTI	01205-010	2Bx 103	~
3	0	1	0 0	0 [Ø	i Li	01205-010	2PX 103	81349
		7	0	10	CAP	RA	01205-		81349
3		<u>-</u>	0 0	10	V	ERA	1205-010	28×103	134
3	• 0 1	Ī	0 0	10	V	CE.RAF TI	01205-010	28×103	81346

≻ ~		1414246	
MPIIZMENOR	10398079	R PREFIX	
PCB ASSY MPHIMEMORY	NUMBER 103	DESIGNATOR	FΛ
ASSEMBLY	ASSEMBLY N	REFFRENCE	OUANTITY

REF DES	PART NESCRIPTI	20	AUSTRON PART	MFG PART	FIC
60	01 HF 100V	O CAP CERA	01205-010	Klerrina	,
C35	•01 HF 100V 1	O CAP CER	1205-	CKIZBXIOBK	91349
(C)	01 11F 100V	O CAP CEPA	01205-010	K12BX103	7 (*)
D (01 11F 100V	O CAP CERA	01205-010	K12BX103	134
m (01 HF 100V	O CAP CERA	01205-010	K128X103	7
m) .	01 HF 100V	O CAP CERA	01205-010	K128x103	134
4 .	01 UF 100V	O CAP CER	01205-010	K128X103	761
4	00 11F 20 V	O CAP TAN	08016-010	S138F107	76.
4.	01 HF 100V	O CAP C	01205-010	K128X103	1
4	01 (JF 100V	O CAP CER	01205-010	K12PX103	7
4	1 IIF F 0 V	O CAP CEP	01100-010	Y20C104M	150
t.	01 11F 100V	O CAP CERA	01205-010	K12BX103	۶ <u>۲</u> ۲
4	01 HF 100V	O CAP CER	01205-010	K12PX103	3.4
4	01 UF 100V	O CAP CERA	01205-010	K12BX103	72.
4	01 IJF 100V	O CAP CEPA	01205-010	K12BX103	70
4	01 HF 100V	O CAP C	01205-010	K12FX10	1 2 4
\mathbf{c}	01 UF 100V	O CAP CE	01205-010	K128X103	761
S.	01 HF 100V	O CAP CE	01205-010	K12PX103	36
2	01 UF 100V	O CAP CE	01205-010	K12PX103	134
rc.	01 11F 100V	O CAP CERA	01205-010	K12RX103	134
ري ا	01 HF 100V	O CAP CE	01205-010	K12PX103	46.
<u>ري</u>	01 UF 100V	O CAP CERA	01205-010	K128x103	76.
ری	01 HF 100V	O CAP CER	01205-010	K12RX103	134
\mathcal{S}	00 IIF 20 V	O CAP TA	08016-010	S138F107	3 4
S	30 UF 6 V	O CAP TAN	08013-033	S1388337	34
α	RV7		011N91	7 6 N	7 (
\simeq	OT USE		1	•	‡ ?
	-50W TO-9	STR NPNS	02MPS364	79E5d	471
	.50W TO-9	STR MPN	02MPS36	P.S.3	7 7
	6-01 MIE.	STR NPNS	022N3904	406EN	7
	70 OHM 1/4W	RES FYD C	51102-047	C 0 7 G	۱ د د ۱ د د
		O RFS VAR CFRMFT	050	6XR5K	7 ~
	7 K 1/4W	RES FXD COM	51102-04	RC076F473K	81349
					;

ASSEMBLY REFERENCE QUANTITY	NUMBER 10378079 Destgnator prefix lalaza6 Ea			
REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
70	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	33001-866	ואאמט	0 ליבו מ
r 11		E1102-000		1 × 1
ה מינו	O CAN DESCRIPTION OF TAXABLE OF T	71105-047	1000	101
C 1	OVER OF MEYER WHO I	200 - 100		٠.
× 1	O K I/CW IO PES VAM CFR	770-11040	XFVOX	313
8 2	T K 174W 10 RES FXU CON	51108-047	0/6F4/2	134
P9	•2 K 1/4¥ 10 RES FXD COM	51102-022	: 255	~
-	.7 K 1/4w 10 RES FXD C	51102-047	472	
~	.7 K 1/4W 10 PFS FXD C	51102-047	*	3
_	7 K 1/4W 10 PFS F	51102-047	:473	134
	K 1/2W 10 RFS VAP C	59011-050	66×R5K	73138
	K 1/2W 10 RFS VAR C	59011-050	66XR5K	_
_	.92K 1/8W 1 PFS FXD	53001-392	3921	34
_	.5 K 1/8W 1 PES F	53001-750	1501	81349
R17	.1K 1/8W 1 PES	653001-2212	_	81349
_	K 1/4W 10 RES FXD	51102-010	:102	34
_	K 174W 10 RES FXD C	51102-010	102	34
α	0 K 1/4W 10 RES FXD C	51102-010	103	34
α	0 K 1/4w 10 PES FXD	51102-010	:103	3
\sim	6 OHM 1/4W 10 PFS FXD C	51102-056	:560	34
51	WITCH POCKEP SPDTX4	53012-005	76004	07
52	WITCH, TOGGLE, ON-ON	53	TT21PAG-RA-9T1/4	7 [
11	C LOW NOISE OF	03NE5534	V.	32
112	C TRIPLE 3-INP NAND (03SN74LS	SN741 910N	29
113	C CMOS MICROPRO	03MC6H02	MC6802P	\blacksquare
104	C OCTAL . BUFFER LINE	03SN74LS	:24	59
US	C OCTAL INV BUFFER L	03SN74LS2	:24	62
911	C 8-INP NAND	03SN74LS	30	53
711	C DUAL MONOS	035N74L	:22	\sim
90	C DUAL DECADE	03SN74LS3	339	01295
6/1	C SAMPLE AND	C	52	3
010	C SAMPLE AND	03HA-242	HA1-2425-5	(L)
011	C DUAL 2-TO-4 LINE DE	035N7	N741 513	$\vec{}$
	m د	03SN74LS13	SN741 S138N	01295

ASSEMBLY PCB ASSY MPHIMEMORY ASSEMBLY NUMBER 10398079 REFERENCE DESIGNATOR PREFIX 1A1A2A6 QUANTITY FA

GATE	PART DESCRIPTION	AUSTR	USTRON PART	MFG PART	FIC
7035N74LS0N SN74LS0N 0129 7035N74LS74N SN74LS0N 0129 7035N74LS74N SN74LS0N 0129 7035N74LS0N SN74LS0N 0129 7035N74LS0N SN74LS0N 0129 7035N74LS393 SN74LS39N 0129 7035N74LS393 SN74LS39N 0129 7035N74LS393 SN74LS39N 0129 7035N74LS393 SN74LS39N 0129 7035N74LS30 SN74LS39N 0129 7035N74LS74N SN74LS74N 0129 7035N74LS74N SN74LS374N 0129 CK 7035N74LS374N SN74LS374N 0129 CK 7035N74LS374N SN74LS374N 0129 CK 7035N74LS374 SN74LS374N 0129 CK 7035N74LS374 SN74LS374N 0129 CK 7035N74LS374 SN74LS374N 0129 CK 7035N74LS374 SN74LS374N 0129	C 8-IND NA	0.40	0 E 3 17 E N	74.1.630	
703SN74LS32N 703SN74LS32N 703SN74LS32N 703SN74LS00N 703SN74LS00N 703SN74LS00N 703SN74LS00N 703SN74LS393 703SN74LS34N 703P2114A4 703P214A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P214A4 703P211A4 703P211A4 703P21A4	C GUADP 2-INP NAND GAT	SEO	N741 S00	000014	727
703SN74LS74N SN74LS74N 703SN74LS00N 703SN74LS00N SN74LS00N 703SN74LS00N SN74LS00N 703SN74LS00N SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS393N 703SN74LS39N 703SN74LS74N 703SN74LS74S 703SN74LS74S 703SN74LS245N 703SN74LS221N 703SN24N 703SN24N 703SN24N 703SN24N 703SN24N 703SN24N 703S	C QUANR TWO INPUT OR GAT	03	4LS32	41 532	129
703SN74LS00N SN74LS00N 0129 703SN74LS30N SN74LS00N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS39N 0129 703SN74LS393 SN74LS39N 0129 703SN74LS39N SN74LS39N 0129 703SN74LS30N SN74LS24N 0129 703SN74LS30N SN74LS74N 3464 703PZ114A4 PZ114A-4 BZ114A-4 BZ114A-4 DZ114A-4 BZ114A-4 BZ11AA-4 BZ114A-4 BZ11AA-4	C DUAL D-TYPE FLIP-F	03	41274	41 574	129
703SN74LS00N SN74LS00N 0129 703SN74LS343 SN74LS393N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS39N 0129 703SN74LS393 SN74LS39N 0129 703SN74LS30N SN74LS30N 0129 703SN74LS244 SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 703SN74LS374 SN74LS374N 0129 703SN74LS374 SN74LS245N 0129 703SN74LS245 SN74LS245N 2245N 7606-210070 76006-210071 76006-210071 76006-210071	C OUADR 2-INP NAND 6	03	41.500	00514	129
703SN74LS74N SN74LS74N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS393N 0129 703SN74LS393 SN74LS39N 0129 703SN74LS30N SN74LS30N 0129 703SN74LS30N SN74LS24N 0129 703P2114A4 P2114A-4 P214A-4 P2114A-4 P	C GUADA 2-INP NAND G	03	46500	00575	129
703SN74LS393 SN74LS393N 703SN74LS393 SN74LS393N 703SN74LS393 SN74LS393N 703SN74LS393 SN74LS39N 703SN74LS39 SN74LS39N 703SN74LS30N 703SN74LS30N 703SN74LS30N 703SN74LS74N 703SN74LS74N 703SN74LS74N 703SN74LS374 703SN74LS245 703SN74LS245 703SN74LS245 703SN74LS245 703SN74LS245 703SN74LS245 703SN74LS251 703SN74LS221N 703SN74LS221N 703SN74LS221N 703SN74LS221	C DUAL D-TYPF FLIP-F	03	41.574	41574	129
703SN74LS393 SN74LS393N 703SN74LS399 SN74LS393N 703SN74LS399 SN74LS139N 703SN74LS390 SN74LS139N 703SN74LS30N 703SN74LS244 SN74LS244N 703SN74LS244 SN74LS244N 703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS374N 703SN74LS374 SN74LS374N 703SN74LS374 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 7006-210070 76006-210071 76006-210071 76006-210071	C DUAL 4-BIT BINARY COUNT	R 703	41.539	41.5393	129
703SN74LS393 SN74LS393N 703SN74LS399 SN74LS39N 703SN74LS30N 703SN74LS344 SN74LS244N 703SN74LS244 SN74LS244N 703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N 703SN74LS374 SN74LS374N 703SN74LS374 SN74LS374N 703SN74LS374 SN74LS374N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 700S-2100T2 76006-2100T2 76006-2100T2 76006-2100T2 76006-2100T2 76006-2100T2 76006-2100T2 76006-2100T2	C DUAL 4-BIT BINARY COUNTE	703	41839	41.5393	129
7035N7415139 SN7415139N 0129 7035N74L530N SN74L530N 0129 7035N74L530N SN74L5244N 0129 7035N74L5244 SP2114A-4 3464 703P2114A4 P2114A-4 3464 703P2114A4 P2114A-4 3464 703P2114A4 P2114A-4 3464 703P2114A4 SN74LS74N 0129 CK 703SN74LS74N SN74LS74N 0129 CK 703SN74LS374N SN74LS374N 0129 CK 703SN74LS374 SN74LS245N SN74LS245N SN74LS245N SN74LS245N SN74LS245N SN74LS245N SN74LS245N SN74LS245N SN74LS221N 0129	C DUAL 4-HIT BINARY COUNTE	103	41.539	66ES 14	129
703SN74LS30N SN74LS30N 703SN74LS244N 703SN74LS244 SN74LS244N 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703SN74LS74N SN74LS74N SN74LS74N SN74LS74N SN74LS74N SN74LS374N SN74LS374N SN74LS374N SN74LS374N SN74LS245N SN74LS221N SN74LS221N 0129	C PUAL 2-TO-4 LINF DECODER	03	41513	4 5139	129
703SN74LS244 SN74LS244N 0129 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703P2114A4 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS245N 703SN74LS374 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS221 SN74LS221N 703SN74LS221 SN74LS221N	C 8-TNP NAND GATE	E 0	41830	11530	129
703P2114A4 P2114A-4 703P2114A4 P2114A-4 703P2114A4 P2114A-4 703P2114A4 P2114A-4 703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N CK 703SN74LS374 SN74LS374N 703SN74LS374 SN74LS374N 703SN74LS374 SN74LS245N 703SN74LS245 SN74LS245N 703SN74LS245 SN74LS245N 7006-210070 76006-210071 76006-210071 76006-210071	C OCTAI . BUFFER LINE DAVEZ	703	41824	4455 Th	129
703P2114A4 P2114A-4 703P2114A4 P2114A-4 703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS245N 0129 703SN74LS245 SN74LS245N 2245N 703SN74LS245 SN74LS245N 22467 76006-210070 76006-210071 SN74LS221N 0129	C RAM 1KX4 BIT 200 NS CYCI	03	140	14A-	464
703P2114A4 P2114A-4 3464 703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 703SN74LS374 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 7006-210070 75006-210071 2467 76006-210071 SN74LS221N 0129	C RAM 1KX4 BIT 200 NS CYCI	03	144	14A-	464
703P2114A4 P2114A-4 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N 703SN74LS74N SN74LS74N 703SN74LS374 CK 703SN74LS374 CK 703SN74LS374 CK 703SN74LS374 CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS374N 703SN74LS245 703SN74LS245 703SN74LS245 703SN74LS245N 7006-210070 76006-210071 76006-210071 76006-210072 76006-210071 76006-210072	C PAM 1KX4 BIT 200 NS CYCI	C.	140	14A-	464
703SN74LS74N SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 703SN74LS74N SN74LS74N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 76006-210070 750-101-R10K 2322 703SN74LS245 SN74LS245N 0129 76006-210071 75006-210071 2467	C RAM 1KX4 BIT 200 NS CYCI	703	144	14A-	464
703SN74LS74N SN74LS74N 0129 703AD570JD AD570JD CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 76006-210070 75006-210071 2467 76006-210071 SN74LS221N 0129	C DUAL D-TYPE FLIP-FLO	03	4LS14	4LS74	129
E 703AD570JD AD570JD CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS374N CK 703SN74LS374 SN74LS245N CK 703SN74LS245 SN74LS245N CR 703SN74LS221 SN74LS221N CR 703SN74LS221 SN74LS221N	C DUAL N-TYPE FLIP-FLOP	703	41.574	41 S 14	129
CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 76006-210070 76006-210071 2467 76006-210071 SN74LS221N 0129	C R-BIT A/D CONV. MPU COM	TIBLE 703	000L	707	435
CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 76006-210070 76006-210071 2467 76006-210071 2467 76006-210072 2467	C OCTAL D-TYPE FF W/TSC A	CLOCK 703	4LS37	41.537	129
CK 703SN74LS374 SN74LS374N 0129 CK 703SN74LS374 SN74LS374N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 75006-210010 7500-101-R10K 2322 703SN74LS245 SN74LS245N 2467 76006-210010 2467 76006-210011 SN74LS221N 0129	C OCTAL D-TYPE FF W/TSC A	CL. OCK 703	41837	41537	129
CK 703SN74LS374 SN74LS374N 0129 703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 654011-0103 750-101-R10K 2322 703SN74LS245 SN74LS245N 0129 76006-210070 2467 76006-210071 2467 76006-210072 2467	C OCTAL D-TYPE FF W/TSC A	CLOCK 703	41.537	41 537	129
703SN74LS245 SN74LS245N 0129 703SN74LS245 SN74LS245N 0129 654011-0103 750-101-R10K 2322 703SN74LS245 SN74LS245N 2222 76006-210070 2467 76006-210071 2467 76006-210072 2467	C OCTAL D-TYPE FF W/TSC A	CLOCK 703	41837	16814	129
703SN74LS245 SN74LS245N 0129 654011-0103 750-101-R10K 2322 703SN74LS245 SN74LS245N 0129 76006-210070 2467 76006-210071 2467 76006-210072 2467	C OCTAL 3-STATE TRANSCETV	703	41.524	47574	129
654011-0103 750-101-R10K 2322 703SN74LS245 SN74LS245N 0129 76006-210070 2467 76006-210071 2467 76006-210072 2467	C OCTAL 3-STATE TRANSCFIV	703	4LS24	41.524	129
703SN74LS245 SN74LS24SN 0129 76006-2100T1 76006-2100T2 76006-2100T2 703SN74LS221 SN74LS221N 0129	O K 1.5W 5 RFS FXD ST	ET 654	[]	-101-R10	322
76006-2100T0 76006-2100T1 76006-2100T2 703SN74LS221 SN74LS221N 0129	C OCTAL 3-STATE TRANSCEIVE	703	41.524	41524	129
76006-2100T2 76006-2100T2 703SN74LS221 SN74LS221N 0129	2732 W/PROG P2100T CHIP	9	2100T		467
76006-2100T2 2467 703SN74LS221 SN74LS221N 0129	2732 W/PROG P2100T CHIP	60	2100TS		467
703SN74LS221 SN74LS221N 0129	2 W/PROG P2100T CHIP	9	2100T		467
703SN74L.S221 SN74L S221N 0129	OT USED				
	C DUAL MONOSTABLE	703	41.522	N741 522	129

IN.PCH WIGHEAD 12096273-3 40 NOT 11SED DIP. CLOSED ENT 551016-0004 IC-624-SGT DIP. CLOSED ENT 551016-0004 IC-624-SGT DIP. CLOSED ENT 551016-0004 IC-624-SGT A5244000000 SCM18	ASSEMBLY ASSEMBLY (REFERENCE QUANTITY	ASSEMBLY PCB ASSY MPUZMEMORY ASSEMBLY NUMBER 10398079 REFERENCE DESIGNATOR PREFIX 1A1A2A6 QUANTITY EA	(CON1)		
26 CON X 3.0 TM.PCB MTG-HEAD 12096273-3 S XUI THRU XU40 NOT USED TC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT TC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT TC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT FD 75244000000 SCM18	٥	ART DESCRIPTION	AUSTRON PART	MFG PART	FIC
TC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT IC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT IC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT IC 24 PIN DIP. CLOSED ENT 551016-0004 IC-624-SGT IC	O a	ABL, 26 CON X 3.0 IN.PCH MIGHEAD FF DES XUI THRU XU40 NOT USED			24672
1C 24 PIN DIP. CLOSED ENT 551016-0004 TC-624-SGT	·	1C 24 PIN	551016-0004	IC-624-SGT	55322
DIP. CLOSED ENT 551016-0004 TC-624-5GT 75244000000 SCM18	U,	1C 24 PIN	551016-0004	TC-624-SGT	55325
75244000000 SCM18	<i>U</i> >	IC 24 PIN	551016-0004	1C-624-SGT	55355
	Z >	MOT USFD XIA: 4.000000 MHZ	75244000000	SCMIB	27073

ASSEMBLY PCB ASSY +5 VOLT REGULATOR ASSEMBLY NUMBER 10398059 REFERENCE DESIGNATOR PREFIX 1A1A2A7 QUANTITY FA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
C1	0V 10 CAP	8602036-0038	R	c
25	1 HF 50 V 10 CAP CERIF	0 0 0 -	7 4	v a
C3	1 HF 50 V 20 CAP		1	4
7			Σ	59
, ,	TATO CONTRACTOR	-025	CM05FD221J03	02
ຄຸ	I UF 100V IO CAP	-010	CN40A103K	5
9	000 HF 15 V CAP	-001		
/	1 11F 50 V 20 CAP	601100-0104	CY20C104M	71500
CR1	RV75	7011N914		, 4
α	0V 25 AM	~	ובאלאו	† r
p]	EDGE COMMECTOR	3		_
P2	ONN 10PIN MALF VERTI	-661	8721E_2	
[]	81 IN IN	2	1 C T U I	14868
0.1	STR DOM DADITHETON 12A	7 - 1	0400	
	A C TOTAL STANDARD AND A CALL AND	121		\mathcal{T}
- (L 1	O OX I SER TO RES FXD C	-047	RC076F472K	.+
2	K 1/ZW 10 PFS VAR	-010	850W-1K	O.
8 3	.7 K 1/4w 10 RES F	-047	472	81349
4	.7 K 1/4W 10 RES FX	-047	C076F472	
R5	7 K 1/44 10 RES FXD	651102-0472	RC076F472K	81349
R6	00 K 174W 10 PFS FX	-010	7GF104	81349
R7	3.7K 1/8W 1 RES FXD	-237	502372	81349
88	大 w M で DE	-010	242E-1025	56289
6	.65K 1/8w 1 RFS FXD	9	RNS506651F	.+
R10	50 OHM 1/4W 10 PFS FXD COM	-01	RC07GF151K	81349
01	SWITCH MODE REG CO	703563524J	SG3524J	
UZ	OWER SHPPLY EL-TY	C	9	32890
03	IC OVP. 5V SUPPLIES (6.6V TRIP)	7031601-5	1-6-0 -5	0

c	
Ξ	
C	•
_	
ລ	
-	
_	
u.	
7 7 7 7	
Ξ	
C	
2	
r	
U	,
-	
_	
U	
_	
~	•
ч.	
Y	
٥	

	MANUAL PARIS LIST MODEL 2100		19 NOV 81	
ASSFMBLY ASSEMBLY REFERENCE QUANTITY	ASSFMBLY OPT 01 TEEE-488(GPTR) INTERFACE ASSEMBLY NUMBER 12898484 REFERENCE DESIGNATOR PREFIX 1A1A3 QUANTITY EA			
REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
м р 1	PCB ASSY GENL PURP INTERFACE BUS CABLE ASSY 26 CONDUCTOR	10398250 12098095		24672

ASSEMBLY PCB ASSY GEML PURP INTERFACE RUS ASSEMBLY NUMBER 10398250 REFERENCE DESIGNATOR PREFIX 1A1A3A1 QUANTITY EA

REF DES	PART DESCRIPTION	AUSTRON PART	MFG PART	FIC
c1	.1 HF 50 V 20 CAP CERAMIC	601100-0104	CY20C104M	71590
CZ	V 20	601100-0104	CYZOCIO4M	71500
C3	330 LIF 6 V 10 CAP TANT	608013-0337	CS1388337K	81340
C4		601100-0104	CY20C104M	71500
CS	0 0 0	601100-0104	CY20C104M	71590
P]	O.	551026-0650	552791-1	04618
2	26 PIN	551107-6626	87215-9	01200
RI	X 1.5¥	654011-0103	750-101-R10K	E C C E C
R2	•3 K 1/4 ₩ 10	651102-0332	PC076F332K	81349
SI	WITCH. R	553012-0010	76808	81073
1 0	C DUAL 4	703SN74LS20N	SN741 S20N	01295
115	C NMUS G	703MC68488P	MC68488P	67173
U3	OCTAL BI-DIRECT	703MC3447P	MC3447P	04173
7 7	C OCTAL	703SN74LS245	SN741 S245N	01295
0.5	M BI-DIR	703MC3447P	MC3447P	04173
90	OR K-INP NAN	703SN74LS00N	SN741 S00N	01295
0.7	TAI . RUFFE	703SN74LS244	SN7415244N	01295
xs1	IC 16 PIN SOCKET RT ANGLE MTG.	551015-9997	516-4G7D	91506

		10104	
REAR	3047	PPEFIX	
	10998047	NATOR	
PANEL	NUMBER	DESIGNATOR	ΕA
ASSEMBLY	ASSEMBLY	REFERENCE	QUANTITY

							•
CONN	NN, FFMALE BNC	TSOI ATED	FRM PANEL	551100-0010	31-010		74868
CONN	NN, FEMALE AND	STANDARD	TYPE	551100-0625	116-6258	1	74868
CONN	•	STANDARD	TYPE	551100-0625	UG-625B	31-236	74868
NOCO	NN. FEMALE BNC	TSOLATED	FRM PANEL	551100-0010	31-010		74868
COF	CONN. FEMALE BNC	U.	TYPE	551100-0625	UG-625B	3	74868
COP	CONN, FEMALE BNC	STANDARD	TYPE	551100-0625	UG-625B		74868
CO	CONN, FEMALE BNC	STANDARD	TYPE	551100-0625	UG-625B	(L)	74868
COV	CONN, FEMALE BNC	STANDARD	TYPE	551100-0625	UG-625B		74868
CO	CONN. FEMALE BNC	STANDARD	TYPE	551100-0625	8529-50	1-2	74868
COL	CONN. FEMALE BNC	STANDARD		551100-0625	116-6258	31-236	74868
P.0.5	POST. PFD BINDING			51110-00	111-0102-	001	74970
POS	POST BINDING			551110-0000	111-0103-	001	74970
POS				551110-0002	111-0102-	100	74970
90d	POST, HIK HINDING			551110-0000	111-0103-	001	74970
CO	CONN. BOX MOUNT	3-PIN	CONTACT	551102-0016	VS3102A-1	48-1P	96906
FIL	FILTER LINE SAMP	115-230V	2H09-05	2000-500662	6EF2		05245
SWI	. TOGGLE,	DPDT		553010-0006	MST-205N		
I MS	SWITCH. DPDT 11572	7230V SLINE	7	553007-0001	462561 FR		82389
HOL	HOLDFR.FUSE			507003-2012	342012		75915
HOL	HOLDER.FUSE			507003-2012	4201		

MANUAL PARTS LIST MUDEL 2300

ASSEMBLY PCR ASSY INPUD/INITPUT BUFFERS ASSEMBLY MIMBER 10399019 REFFRENCE DESIGNATOR PUFFLY LATA QUANTITY OOL EA

C1 330 (C2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	16 6 V JF 50 V T0=92 T0=92	CAP			
– 8	JF 50 V T0=92 T0=92		508013-0437	CS134H337K	K] 349
- N	10-01	20 CFB CFBASIC	601100-001109	CY20C104M	71540
N	10-9	915 8 910	915a11a1	\$[5:1	2745
	10-9		70112914	10914	81349
	TOPO	ST	702MPS3646	MPS3646	1
		STR NPNS	702MPS3646	MPS3646	04713
	111-9	SIR MPMS	702MPS3646	MPS3646	04713
	5-31	HS STIN ALSX	(024PS 3646	MPS3646	04713
	10-0	SIR LIPNS	1028PS 3646	MPS3646	(14713
	1	7	651102-0222	RC076F222K	81349
	1/	FS	651102-0472	RC076F472K	81349
	1	Œ	651102-0223	RC076F223K	81349
	/ N W F	¥	651102-0471	RC076F471K	R1349
	1M 1/	<u>-</u>	651102-0560	RC076F560K	R1349
	4/ W	ř	651102-0470	RCO76F470K	81344
	X 1/4E	RES FXD	651102-0102	RC076F102K	81349
	1/	RES FXD	651102-0152	RC076F152K	81349
	1/	RES	651102-0102	RC07GF102K	81349
0	\ \ \ \ \	F. S	651102-0151	RCO7GF151K	81349
	0 OHM 1/4	FS F	651102-0151	RC076F151K	81349
	<u>-</u>	Ŋ.	651102-0102	RCC7GF102K	H1344
R13 15	0 DHM 1/4	S FXD C	651102-0151	RC07GF151K	81349
7	0 0HM 1/	RES FXD C	651102-0151	RC07GF151K	81349
1 0	X 1/4	ES FXD C	651102-0102	RC076F102K	81349
.	2 K 1/4		41102-0222	RCG7GF222K	R]349
~	7/1 ×	10 PFS EXD COMP	651102-0102	RC076F102K	81349
21 16	011AD 50-(1	HAM LINE DAIVER	NRY (PLASEU)	Sh74128W	01245
N2 1C	DUAL LINE	DRIVER	703NRT23	N8T23	32
N3 IC	DUAL LINE	IVE	703NAT23	NBT23	32

APPENDIX

APPENDIX

TABLE OF CONTENTS

	PAGE
INTRODUCTION	A-1
CHARACTERISTICS	A-3
BLINK TRANSMISSIONS	A-5
UNIVERSAL TIME SCALE	A-5
LORAN-C PROPAGATION	A-7
SKYWAVE CONTAMINATION	A-7
ATMOSPHERIC NOISE	A-8
CARRIER WAVE INTERFERENCE	A-8
USING LORAN-C FOR TIME & FREQUENCY MANAGEMENT	A-8
ILLUSTRATIONS	
TIMING OF LORAN-C SIGNAL (Fig. A-1)	
LORAN-C NETWORK (Table A-1)	A-3
LORAN-C TIMING WORKSHEET (Fig. A-2)	A-9
TIME & FREQUENCY SERVICE INFORMATION	A-10
TIME SERVICE ANNOUNCEMENT	A-11

APPENDIX

INTRODUCTION

Loran-C is a complex hyperbolic radio-navigation system developed by skilled engineers and maintained by highly-trained electronic technicians of the United States Coast Guard. LORAN stands for LOng RAnge Navigation. It is an electronic system using several cesium beam frequency standards as its time and frequency reference sources and Coordinated Universal Time (UTC) as its time scale. It is a network system using land-based transmitters which are closely monitored by the United States Naval Observatory (USNO), as well as the United States Coast Guard.

The Loran-C network is made up of several CHAINS. Three or more transmitting stations form a Loran-C chain. One transmitting station is designated MASTER (M), while the other stations are designated SECONDARY, i.e., Whiskey (W), Xray (X), Yankee (Y), and Zulu (Z). Chain coverage is determined by the power transmitted from each station, the distance between them, and their orientation. All of the stations within a chain transmit groups of pulses at the same repetition rate and carrier frequency, but not simultaneously.

The times of transmission are controlled so that, no matter where a receiver is located within the groundwave coverage area, pulses from the master station will be received first, followed by pulse groups from each successive secondary station. This is accomplished by each secondary station being delayed a controlled amount, called the EMISSION DELAY, so that the MASTER is always received first and no possibility exists of receiving pulse groups in reverse order. These emission delays are also selected so that no two groups overlap within the receiving distance from the station. (Reference Table A-1 for Loran-C chain make-up).




Figure A-1 Timing of Loran-C Signals

CHAIN	GRI	TRANSMITTER	COORDINATES	TED PWR (PSEC) (KW)
Central Pacific	49900	M Johnston Is., HI X Upolu, PT., HI Y Kure Is., HI	16 44 44.0 N 169 30 31.2 W 20 14 49.2 N 155 53 09.7 W 23 23 41.3 N 178 17 30.2 W	275 15972.23 275 34253.17 275
Canadian East Coast	59300	M Caribou, ME X Nantucket, MA Y Cape Race, NFLD	46 48 27.2 N 67 55 37.7 W 41 15 11.9 N 69 58 39.1 W 46 46 32.2 N 53 10 28.2 W	350 13131.88 275 29755.02 1500
Sea of Japan (Commando Lion)*	59700	X Kwang Ju, Korea	36 11 02.1 N 129 20 25.8 E 42 44 37.1 N 143 43 09.2 E 35 02 27.5 N 126 32 31.4 E 26 36 25.0 N 128 08 56.4 E	
Canadian West Coast	59900	X Shoal Cove ak	51 57 58.8 N 122 22 02.2 W 55 26 20.9 N 131 15 19.7 W 47 03 48.0 N 119 44 39.5 W 50 36 29.7 N 127 21 29.0 W	13343 60 540
North Atlantic	79300	M Angissoq Greenland		760
		X Ejde, Faeroe Is., Denmark	64 54 26.6 N 23 55 21.8 W 62 17 59.6 N 07 04 26.1 W 46 46 32.2 N 53 10 28.2 W	15068.03 27803.77 325 48212.20 1500
Gulf of Alaska	79600	M Tok, AK	63 19 42.8 N 142 48 31.9 W	540
		Y Shoal Cove, AK	57 26 20.2 N 152 22 11.3 W 55 26 20.9 N 131 15 19.7 W	13804.45 400 29651.14 540
Norweglan Sea	79700	Denmark	62 17 59.6 N 07 04 26.1 W	325
Southeast U.S.	79800	Y Sandur, Iceland 2 Jan Mayen, Norway	68 38 06.2 N 14 27 47.0 E 64 54 26.6 N 23 55 21.8 W	30065.64 275 15048-10 165 48944.53 150 63216.30 165 900
		W Grangeville, LA	30 43 33.0 N 90 49 40.6 W 26 31 55.0 N 97 50 00.1 W 27 01 58.5 N 30 06 53.5 N	12809.54 950 27443.38 400 45201.88 275 61542.72 550
Mediterranean Sea	79900	M Sellia Marina, It X Lampedusa, It Y Kargabarun, Turk. Z Estartit, Spain	35 31 20.8 N 12 31 30.3 E 40 58 21.0 N 27 52 01.5 E	12755.98 325
Great Lakes	89700	M Dana, IN W Malone, FL X Sencca, NY Y Baudette, MN	39 51 07.5 N 87 29 12.1 W 30 59 38.7 N 85 10 09.3 W 42 42 50.6 N 76 49 33.9 W 48 36 49.8 N 94 33 18.5 W	14355.11 800 31162.06 800 47753.74 500
			39 33 06.6 N 118 49 56.4 W 47 03 46.0 N 119 44 39.5 W 38 46 57.0 N 222 29 44.5 W	400 13796.90 1630 28094.50 400 41967.30 540
Northeast U.S.	99600	W Caribou, ME X Nantucket, MA	42 42 50.6 N 75 49 33.9 W 46 48 27.2 N 67 55 37.7 W 41 15 11.9 N 69 58 39.1 W 34 03 46.0 N 77 54 46.8 W 39 51 07.5 N 37 29 12.1 W	26969.93 275
Northwest Pacific		M Iwo Jima, Japan	24 48 03.6 N 141 19 30.3 E	1800
	**	X Hokkaldo, Japan Y Gesashi, Japan	24 17 07.9 N 153 58 53.2 E 42 44 37.1 N 143 43 09.3 E 26 36 25.0 N 128 08 56.5 E 09 32 45.8 N 138 09 55.0 E	36685.12 1000 59463.18 1000
North Pacific	99900	X Attu, AK Y Pt. Clarence, AK	57 09 12.3 N 170 15 06.8 W 52 49 44.0 N 173 10 49.0 E 65 14 40.3 N 166 53 12.6 W 57 26 20.2 N 152 22 11.3 W	32068.95 1000
CHAIN GRI	-	The Loran-C Group Re	tters and the pasts chain cor epetition Interval (transmiss	
TRANSMITTER	-		ter of the Loran-C chain. nsmitter identification lette	r within a given
COORDINATES TED	- -	Location of transmit Total emission delay	y. This is the sum of the co	ding delay and
PWR (kw) SOURCE	-	baseline length in r Transmitter radiated United States Coast	microseconds. d power in kilowatts. Guard <u>Specifi</u> cation of the T	ransmitted Loran-C Signal
*	-	July 1981, COMDTINST Expected to be opera	r M16562.4 (with the exception ational in 1981.	on of Commando Lion).
-^	-	occurs approximately Island becomes M and	when M antenna is down for may every 3-4 years for a 30-60 of the GRI is temporarily chamaration was FEB 1981.	day period. Marcus

CHARACTERISTICS

Loran-C operates in the frequency spectrum of 90 to 110 KHz with a carrier frequency of 100 KHz (LF). The low frequency of 100 KHz was chosen for propagation stability and for low attenuation of the groundwave with distance. Thus, highly stable, long-range transmission is possible. Pulsed and phase coded signals are used to minimize the effects of skywave interference. Phase coding also aids in eliminating certain types of CW interference. All Loran-C stations transmit groups of eight phase coded pulses separated from each other in time, by one millisecond. The master station transmits an additional ninth pulse, called the master identifier, which is separated from the first eight pulses by two milliseconds. In between pulse groups, the stations are silent; no carrier wave is transmitted. (Reference Figure A-1).

Each Loran-C station operates with a specified Group Repetition Interval (GRI) and all stations within a chain operate with the same GRI. An interval begins with the transmission of the master pulse group, followed by the transmissions of the secondary pulse groups (reference Figure A-1 and Table A-1).

To reduce carrier wave and skywave interference, the phase of the 100KHz carrier is varied from pulse to pulse in the pulse group, as shown in Figure A-1. To simplify the notation, a "+" sign describes a pulse with $\overline{0}$ radian phase and a "-" sign describes a pulse with π radian phase. There are two different phase codes for the master and two different phase codes for the secondaries. During the first GRI of a frame (a frame consists of 2 successive GRIs), the Group Interval A phase codes for the master and secondaries are used. During the second GRI, the Group Interval B phase codes are used.

By agreement with the United States Naval Observatory (USNO) the first master pulse of Group Interval A is synchronized to the Universal Time Coordinated (UTC) second. Because the GRI's of chains differ, it is

necessary to relate the timing of all master stations to a common epoch. This epoch is 0 hr, 0 min, 0 sec, 1 January 1958.

The expected times-of-coincidence (TOC) of a master station's transmissions with the UTC second are published in the Times of Coincidence, Null Ephemeris Tables, Series 9 developed by and available from the U.S. Naval Observatory. The difference between the time of the master's transmission with respect to UTC is also published by USNO in the Series 4 Bulletin. USNO Time Service Information letter of 15 August 1973, provides guidelines for making time measurements.

BLINK TRANSMISSIONS

When a malfunction exists at one of the transmitters in a Loran-C chain which affects the navigation/timing accuracy of the transmitter, both the master and the ailing secondary stations will begin "BLINK" transmissions. The ninth pulse from the master station is turned on and off, in a predefined code, to indicate which stations are affected. The first eight pulses of the master are never blinked. If a secondary transmitter is malfunctioning, the first two of its eight pulses will be blinked. The duration of the "on" time will be between 0.20 and 0.35 seconds, repeated every four seconds. The remaining six pulses will remain "on" continuously with the normal phase codes.

The errors of each chain are known and this information is published by the USNO on a daily and weekly basis, and the National Bureau of Standards (NBS) on a monthly basis. The status of the Loran-C chains are also published by the USNO, NBS, and the U.S. Coast Guard. See Figure A-3 for reference material and instructions on how to acquire published Loran-C information reports from these sources.

UNIVERSAL TIME SCALES

Time is a measure of the period of rotation of the earth. Historically, the time scale is derived by observing the zenith passage of a given star through the observer's meridian. However, the irregular wobble of the

earth on its axis causes timing variations according to the observer's position on the earth which may amount to as much as 30 milliseconds. In addition to rotational axis instability, the seasonal variation in the rate of rotation of the earth, which turns faster in the spring and slower in the autumn can cause cumulative effects amounting to 30 milliseconds per day.

In discussing the time derived from the observations of the earth's rotational period, it is necessary to distinguish between three systems of Universal Time (UT): UTO (which is not truly Universal since it differs from place to place on the surface of the earth) is the time observed by zenith passage of a given star through the observer's meridian. UTl is UTO corrected for the effects of polar axis variation and is, therefore, the same everywhere. UT2 is smoothed UTl corrected for the seasonal variation in the rate of earth rotation.

All of the above forms of Universal Time are subject to irregular variations which are caused by unpredictable and long term variations in the rotation of the earth and, therefore, have proved unsuitable as the basis for the unit of time for high precision physical measurements.

To provide the uniform, reproducible time scale needed for physical measurements, the second was defined in terms of an atomic frequency, viz: the duration of 9,192,631,770 periods of the radiation corresponding to the transition between the two hyperfine levels of the ground state of the cesium 133 atom. A Universal Time Scale, based on the use of a cesium atomic frequency standard is now the basic universal timing standard. This coordinated Universal Time (UTC) is the uniform second time scale broadcast by WWV, WWVH, and to which Loran-C is also related.

LEAP SECONDS

Due to variations in the earth's movement about its axis, small differences between UTC and UT1 time scales accumulate. Beginning in January 1972, leap seconds were introduced into UTC time to keep

synchronism with UT1 to within ± 0.7 seconds. These adjustments when required are made on the last day of a UTC month preferably December 31 and/or June 30.

LORAN-C PROPAGATION

When radio energy is transmitted, a portion of the radiated emission travels out from the antenna parallel to the surface of the earth. is known as the "groundwave." Another portion of the radiated emission travels upward and outward, encounters the ionosphere and is reflected back to earth. Reflections from the ionosphere are known as "skywaves." Unlike the skywave, the groundwave amplitude and phase are not influenced by factors that depend on the time of day, season of the year, Both groundwave and skywave signals are used for navigation, frequency calibration, and timing. Despite its stability, the groundwave is not useful at an unlimited range from the transmitter. Two factors are responsible for this: primarily, the attenuation of the groundwave is relatively high, and its range increases at ranges beyond roughly 1000 nautical miles, so that the groundwave signal finally becomes "buried" in noise and interference. Also, the delay from the arrival of the groundwave to the arrival of the skywaves, large at short ranges, finally diminishes to the point of allowing contamination of the much smaller groundwave by the skywave. These factors establish the "groundwave range" at approximately 1,500 nautical miles. In areas of high noise and CW interference, this range may be greatly reduced. Within groundwave range of the station, the highly stable groundwave pulse may be used for very precise navigation, timing, and frequency measurement. The groundwave is stable to within tens of nanoseconds and is unaffected by diurnal phase shifts and other phenomena caused by ionospheric disturbances which plague skywave reception and CW systems.

SKYWAVE CONTAMINATION

Receiving antennas respond to a vector summation of both the groundwave and skywave. Since the skywave travels through a greater distance than

the groundwave, the skywave reaches the receiving antenna at a later time than the groundwave. The exact time of arrival of the skywave depends both on the geographic location of the receiving antenna and the separation between the lower region of the ionosphere and the surface of the earth. This latter condition is subject to both periodic and random fluctuations. Phase records taken from the rear portion of a Loran-C pulse will generally show at least some degree of instability because of changes in ion concentration in the ionosphere, while the front portion of the pulse remains reasonably free of skywave contamination (except at very great distances from the transmitting antenna, where both the groundwave and the skywave travel nearly the same distances).

ATMOSPHERIC NOISE

All Loran-C transmissions are affected, to some degree, by atmospheric noise. The background noise level at any given geographic location is a complex function of propagation path and atmospheric noise. Under normal conditions, long receiver tracking time constants are usually enough to minimize the essentially random effects of the noise.

CARRIER WAVE INTERFERENCE

Carrier wave interference may be synchronous (if the interferring frequency occurs on one of the spectral lines of the Loran-C pulse) or non-synchronous (if the carrier wave frequency does not coincide with one of the spectral lines). A common method for reducing the magnitude of non-synchronous carrier wave interference involves the use of narrow bandwidth, adjustable frequency band-reject filters which are tuned to the interferring frequencies without appreciably affecting the Loran-C pulse spectrum.

USING LORAN-C FOR TIME AND FREQUENCY MANAGEMENT

Due to the timing accuracy required of the Loran-C chain for radionavigation and the advancements made in radio frequency receivers, precise time and frequency management can be achieved with excellent results. This can be accomplished with very little operator time, and with average operator skill.

LORAN-C TIMING WORKSHEET STATION DATA

(1)	Location/Site	Date	
	Chain		
	GRI		
	Station		_Long
(5)	Emission Delay	_µsec	
(6)	Receiver Model	_S/N	
(7)	Receiver Delay	_µsec	
(8)	Receiver Antenna Location	Lat	_Long
(9)	Propagation Distance		N. M.
(10	Basic Propagation Delay		usec
(1)	TIME OF COINCID First TOC of the Day TOTAL TIMING DELAY (T ² D) AND	UTC	UTATION
(1)	Emission Delay		_µsec
(2)	Groundwave Delay		_µsec
(3)	Skywave Correction		(HOPS)
(4)	Total Receiver Delay		_µsec
(5)	USNO Correction		_µsec
(6)	T^2D (Calculated, total sum of 1-5)		_µsec
(7)	T ² D (Measured)		_µsec
(8)	Local Time Error (Difference Between	en 6-7)	_µsec

Figure A-2

TIME AND FREQUENCY SERVICE INFORMATION

Time and Frequency service information can be obtained from the following sources:

- 1) Loran-C Education and Information Project U.S. Coast Guard Headquarters (G-NRN/TP14), Washington, D.C. 20593. Telephone number 202/472-5857.
 - Ask for:
- (a) To be placed on their mailing list for Loran-C.
- (b) Loran-C User Handbook COMDTINST M16562.3.
- 2) United States Naval Observatory, Time Services Division, 34 Massachusetts Avenue, Washington, D.C. 20390.

Telephone number 202/254-4546, Autovon 294-4546, TWX 710-822-1790.

- Ask for:
- (a) Loran-C Time of Coincidence (NULL) Ephemeris.

 Time Service Announcement, Series 4,9, and 16.
- (b) To be placed on their mailing list for Loran-C chain data. (See pages 14a, 14b, and 14c.)
- (c) Qualified requestors may obtain station propagation delays from the USNO. Requests should be accompanied by receiving stations coordinates, and a list of Loran-C transmitters to be monitored.
- 3) Time and Frequency Division, National Measurement Laboratory, National Bureau of Standards, Boulder, Colorado 80303. Telephone number 303/497-3378. Ask to be placed on their mailing list for Time and Frequency bulletins. (See Page 14d.)

If you need any assistance, please call AUSTRON, INC., Customer Service Office, 1915 Kramer Lane, Austin, Texas 78758. Telephone number 512/836-3523.

Figure A-3

TIME SERVICE PUBLICATIONS

Superintendent Naval Observatory Attn: Time Service Division Washington, D.C. 20390

- WORLDWIDE PRIMARY TIME and FREQUENCY VLF and HF TRANSMISSIONS.

 Includes call sign, geographic location, frequencies, radiated power, times of broadcast, etc., of radio transmissions suitable for precise time measurement. Contains sections pertaining to US Navy time and frequency transmissions, Loran-C and Loran-D, Omega, National Bureau of Standards (NBS) and other time signals. (Issued as necessary.)
- Series 4 DAILY PHASE VALUES and TIME DIFFERENCES. Lists observed phase and/or time differences between VLF, LF, Omega, television, portable clock measurements, Loran-C stations and the U.S. Naval Observatory (USNO) master clock, UTC (USNO, MC). Propagation distrubances and notices of interest for precision timekeeping are also given. (Issued weekly.)
- Series 5 <u>USNO PHASE VALUES/TELETYPE MESSAGE</u>. Lists information described in Series 4 as it becomes available. TWX message for U.S. Government addresses only. (Issued each work day.)

This information is also available via recorded message by calling (202) 254-4662 or Autovon 294-4662.

The requirement to receive the TWX MESSAGE must be established in writing to:

Superintendent U.S. Naval Observatory Attn: Time Service Division Washington, D.C. 20390

Series 6 A.l - UTl DATA. Lists daily values of polar coordinates, correction for seasonal variation, and A.l - UTl as observed at USNO and Naval Observatory Time Service Substation (NOTSS), Richmond, Florida. The astronomical latitude as observed at each station is also given. (Issued monthly.)

This information is also available in machine-readable form at the usual exchange ratio of three-to-one.

- Series 7 PRELIMINARY TIMES and COORDINATES of the POLE. Lists general time scale information, values of UT1-UTC predicted two weeks in advance, the Bureau International de l'Heure (BIH) Rapid Service values of UT1-UTC and polar coordinates. (Issued weekly.)
- Series 8 TIMES of COINCIDENCE (NULL) EPHEMERIS TABLES for TELEVISION. At present these tables are applicable only for WTTG Washington, D.C. They may be of interest in countries operating on the NTSC system. (Issued annually.)

- Series 9 TIMES of COINCIDENCE (NULL) EPHEMERIS TABLES for LORAN.
 Individual tables are issued for the master station of each Loran-C chain and the master station of the Loran-D chain.
- Series 10 <u>ASTRONOMICAL PROGRAMS</u>. Includes information pertaining to results, catalogs, papers, etc., concerning the Photographic Zenith Tube (PZT), Danjon Astrolabe, and Dual-Rate Moon Position Camera. (Issued as available.)

Frequently this information will be released as a Time Service Announcement Series 14.

- Series 11 TIME SERVICE REPORT. Lists general timing information and time differences between coordinated stations and the UTC time system; adopted differences UT1-UTC and A.1 UT1; UTC (USNO, MEAN) UTC (USNO, MC); UTC (USNO, MC) UTC (BIH); astronomical latitude and UT1 UTC as observed at USNO and NOTSS: polar coordinates and corrections for seasonal and polar (longitude) variations. (Issued annually.)
- Series 13 PRECISE TIME and TIME INTERVAL PLANNING MEETING. Includes announcement of the meeting held each December in Washington, D.C., the call for papers, and the preliminary program.
- Series 14 <u>TIME SERVICE ANNOUNCEMENTS</u>. Includes general information petaining to time determination, measurement, and dissemination. (Issued as required.)
- Series 15

 BUREAU INTERNATIONAL de l'HEURE CIRCULAR D. Lists Universal Time and coordinates of the pole; emission time of time signals; Universal Time (Coordinated) from Loran-C and television pulse receptions and independent local atomic time scales (AT.). This publication is distributed to U.S. addresses only. (Issued monthly.)
- Series 16 PRECISE TIME TRANSFER REPORT. Lists the time difference UTC (USNO, MC) UTC (reference clock), adjustments to reference clocks and portable clock measurements. The time difference is obtained via communication satellite time transfer, television and/or Loran-C receptions. (Issued each 20 days.)
- Series 17 TRANSIT SATELLITE REPORT. Lists the difference UTC (satellite clock) UTC (USNO, MC) and the frequency offset for each of the operational satellites. The information published is received from Naval Astronautics Group, Pt. Mugu, California. (Issued weekly.)

REQUEST FOR TIME SERVICE PUBLICATIONS

I would like to be placed on the following mailing lists: SERIES TITLE Name Company Address City State Zip Superintendent RETURN TO: U.S. Naval Observatory Attn: Time Service Division Washington, D.C. 20390

REQUEST FOR NBS PUBLICATIONS

I WOULD	LIKE TO BE PLACED OF THE FOLLOWING MAILING LIST(S):
1.	FREQUENCY & TIME STANDARDS GROUP
	()Reprints of scientific papers and technical reports in the area of frequency and time standards and their application, authored by NBS staff, special announcements, seminar notices, and bibliographies.
2.	TIME & FREQUENCY SERVICES GROUP
	()Monthly NBS Time & Frequency Services Bulletin.*
	()Special bulletins about changes in service, changes in format at the radio stations, etc.*
*NOTE:	Users on these mailing lists will automatically receive revised editions of SP-432, "NBS Time & Frequency Dissemination Service," as well as seminar announcements, and periodic lists of new publications.
NAME	
Company	
MAILING	ADDRESS
	ZIP

Sandy Howe or Joanne Dugan Division 524.06 RETURN TO:

National Bureau of Standards

Boulder, CO 80303

U.S. NAVAL OBSERVATORY WASHINGTON, D.C. 20390

19 November 1980

TIME SERVICE ANNOUNCEMENT, SERIES 9

NO. 175

1981 TIMES OF COINCIDENCE (NULL EPHEMERIS GREAT LAKES USA (8970) LORAN-C
JANUARY-JUNE

Reference:

- (a) Time Service Information Letter of 15 Aug 1973
- (b) Time Service Announcement, Series 14, No. 28
- 1. As stated in reference (b), the Bureau International de l'Heure (BIH) has announced that there will be $\underline{\text{NO STEP}}$ in the UTC Time Scale December 1980. Any introduction of a leap second in 1981 will be announced approximately 8 to 10 weeks in advance.
- 2. If a leap second is introduced, Times of Coincidence Table 1, incorporating that step, will be reissued. As Tables 2 and 3 remain valid, they will not be reissued and should be retained for future use. Beginning 1 January 1981, Table 3 will be issued only upon request.
- 3. The repetition rate of the 8970 chain is 89,700 microseconds and the beginning of the first pulse of one of the groups is emitted at a particular second on the UTC Time Scale. That pulse is synchronized to the U.S. Naval Observatory Master Clock (USNO MC).
- 4. The times of coincidence of the beginning of the reference pulse with USNO MC are found for each day by adding the values of Table 2 to the value of Table 1.

Assume that an operator monitoring a station of the above chain desires to make a synchronization check between the station clock and the Loran transmissions at about 1800 UT on 15 January.

From Table 2, the values near 1800 UT are:

H M S 17 41 27 17 56 24 18 11 21

These are added to the value from Table 1 listed for 15 January:

H M S

The times of coincidence between the beginning of the Loran reference pulse and the USNO MC one-pulse-persecond near the time of interest are then:

H M S 17 44 12 17 59 09 18 14 06

5. Between the times of coincidence as given by Tables 1 and 2, the time difference between any one-pulse-per-second of the USNO MC and the immediately following first (reference) pulse of a Loran group can be determined by using Table 3.

Assume that such a time difference is required at 17h 59m 59s on 15 January. From Tables 1 and 2, we found that the last null occurred at 17h 59m 09s. Therefore, the time at which the measurement is required will occur 00m 50s after that last null.

From Table 3 we note that the time corresponding to 00m 50s is 52,600 microseconds. This means that the beginning of the first (reference) pulse from the above chain will be transmitted 52,600 microseconds after 17h 59m 59s on 15 January.

GERNOT M.R. WINKLER Director Time Service Division

**** NO LEAP SECOND DECEMBER 1980 ****

TABLE 1

FIRST TOO FOR EACH DAY TIMES OF COINCIDENCE (NULL) EPHEMERIS GREAT LAKES USA (8970) LORAN-C 89,700 MICROSECONOS/PERIOD

DATE	TIME	DATE	TIME	DATE	TIME
1981	H H S	1991	H M S	1991	H M S
JAN 1 2	0 10 9 0 5 21	FEB 1	0 10 51 0 6 3	MAR 1 2	0 11 0
3	0 0 33	3	0 1 15	3	0 1 24
4	0 10 42	4	0 11 24	4	0 11 33
5	0 5 54	5	0 6 36	5	0 6 45
6	0 1 6	6	0 1 48	6	0 1 57
7	0 11 15	7	0 11 57	7	0 12 6
8	U 6 27	8	079	8	0 7 18
9	0 1 39	9	0 2 21	9	0 2 30
10	0 11 48	10	0 12 30	10	0 12 39
11	0 7 0	11	0 7 42	11	0 7 51
12	0 2 12	12	0 2 54	1.2	0 3 3
13	0 12 21	13	0 13 3	13	0 13 12
14	0 7 33	14	0 8 15	14	0 8 24
15	0 2 45	15	0 3 27	15	0 3 36
16	0 12 54	16	0 13 36	16	0 13 45
17	0 8 6	17	O 8 48	17	0 B 57
18	0 3 18	18	0 4 0	18	0 4 9
19	0 13 27	19	0 14 9	19	0 14 18
20	0 8 39	20	0 9 21	20	0 9 30
21	0 3 51	21	0 4 33	21	0 4 42
22	0 14 0	22	0 14 42	22	0 14 51
·23	0 9 12	23	0 9 54	23	0 10 3
24	0 4 24	24	0 5 6	24	0 5 15
25	0 14 33	25	0 0 18	25	D 0 27
26	0 9 45	26	0 10 27	26	0 10 36
27	0 4 57	27	0 5 3 9	27	0 5 48
28	0 0 9	28	0 0 51	28	0 1 0
29	0 10 18			29	0 11 9
30	0 5 30			30	0 6 21
31	0 0 42			31	0 1 33

**** NO LEAP SECOND DECEMBER 1980 ***

**** NO LEAP SECOND DECEMBER 1980 ****

TABLE 1

FIRST TOC FOR EACH DAY TIMES OF COINCIDENCE (NULL) EPHEMERIS GREAT LAKES USA (8970) LORAN-C 89,700 MICROSECONDS/PERIOD

DATE	TIME	DATE	TIME	DATE	TIME
1981	H M S	1981	H M S	1981	H H S
1981 APR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	H M S 0 11 42 0 6 54 0 2 6 0 12 15 0 7 27 0 2 39 0 12 48 0 8 0 0 3 12 0 13 21 0 8 33 0 3 45 0 13 54 0 9 6 0 4 18 0 14 27 0 9 39 0 4 51 0 0 3 0 10 12 0 5 24 0 0 36 0 10 45 0 5 57	1981 MAY 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	H M S 0 2 15 0 12 24 0 7 36 0 2 48 0 12 57 0 8 9 0 3 21 0 13 30 0 8 42 0 3 54 0 14 3 0 9 15 0 4 27 0 14 36 0 9 48 0 5 0 0 12 0 10 21 0 5 33 0 0 45 0 10 54 0 6 6 0 1 18 0 11 27	JUN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	H M S 0 2 57 0 13 6 0 8 18 0 3 30 0 13 39 0 8 51 0 4 3 0 14 12 0 9 24 0 4 36 0 14 45 0 9 57 0 5 9 0 0 21 0 10 30 0 5 42 0 0 54 0 11 3 0 6 15 0 1 27 0 11 36 0 6 48 0 2 0 0 12 9
25	0 1 9	25	0 6 39	25	0 7 21
26	0 11 18	26	0 1 51	26	0 2 33
27	0 6 30	27	0 12 0	27	0 12 42
28 29	0 1 42	28 29	0 7 12 0 2 24	28 29	0 7 54
30	0 11 51 0 7 3	30	0 12 33	30	0 13 15
,		31	0 7 45		

**** NO LEAP SECOND DECEMBER 1980 ****

TABLE 2 INTERPOLATIONS FOR ALL TOC'S IN A DAY TIMES OF COINCIDENCE (NULL) EPHEMERIS GREAT LAKES (8970) LORAN-C

89,700 MICROSECONDS/PERIDD

.,		_			_		
Н	C	20	H	M	S	H	M S
0	14		9	58	0	19	56 0
	29	57 54	10	12	57	20	10 57
0	44	51	10	27	54	20	25 54
0	59	48	10	42	51	20	40 51
1	14	45	10	57	48	20	55 48
1	29	42	11	12	45	21 21 21	10 45
1	44	39	1 1	27	42	21	25 42
1	59	36	11	42	39	21	40 39
2	14	33	11 12	57	36	21	55 36
2	29	30	12	12	33	21 22 22 22 22	10 33
2	44	27	12	27	30	22	25 30
2	59	24	12	42	27	22	40 27
2	14	21	12	57	24	22	55 24 10 21
3	29	18	13	12	21	22 23 23	10 21
3	44	15	13	27	18	23	25 18
3	59	12	13 13	42	15	23	40 15
4	14	9		57	12	23	55 12
4	29	6	14 14	12	9		
4	44	3	14	27	6		
4	59	Ó		42	3		
5	13	57	14 15	57	0		
5	28	54	15	11 26	57		
5	43	51	15	41	54 51		
5	58	4 R	15	56	48		
6	13	45	16	11	45		
6	28	42	16	26	42		
6	43	39	16	41	39		
6	58	36	16	56	36		
7	13	33	17	11	33		
7	28	30	17	26	3 C		
7	43	27	17 17 17	41	27		
7	58	24	17	56	24		
8	13	21	18	11	21		
8	28	18	18	26	18		
s	43	15	18	41	15		
8	58	12	18	56	12		
9	13	9	19	íi	9		
5	28	6	19	26	6		
9	43	3	19	41	3		
		_		_	_		

TABLE 3 INTERPOLATIONS FOR ALL SECONDS BETWEEN TOC'S

GREAT LAKES (8970) LORAN-C 89,700 MICROSECONDS/PERIOD

M S (US) 0 1 76400 0 2 63100 0 3 49800 0 3 49800 0 5 23200 0 6 7900 0 7 86300 0 8 73000 0 9 59700 0 10 46400 0 11 33100 0 12 19800 0 13 6500 0 14 82900 0 15 69600 0 16 56300 0 17 13000 0 18 29700 0 19 16400 0 17 13000 0 18 29700 0 20 3100 0 21 79500 0 22 66200 0 23 52900 0 24 39600 0 25 26300 0 27 89400 0 28 76100 0 29 62800 0 29 62800 0 30 49500 0 31 36200 0 32 22900 0 33 9600 0 34 86000 0 35 72700 0 36 59400 0 37 46100 0 38 32800 0 39 19500 0 36 59400 0 37 46100 0 38 32800 0 39 19500 0 36 59400 0 37 46100 0 38 32800 0 39 19500 0 36 59400 0 37 46100 0 38 32800 0 39 19500 0 36 59400 0 37 46100 0 38 32800 0 39 19500 0 36 59400 0 37 46100	M S (US) C 51 39300 O 52 26000 O 53 12700 O 54 89100 O 55 75800 O 56 62500 C 57 49200 C 58 35900 O 59 22600 1 0 9300 1 1 85700 1 2 72400 1 3 59100 1 4 45800 1 6 19200 1 7 5900 1 10 55700 1 11 42400 1 12 29100 1 13 15800 1 14 2500 1 15 78900 1 16 65600 1 17 52300 1 18 39000 1 19 25700 1 18 39000 1 19 25700 1 18 39000 1 19 25700 1 21 88800 1 19 25700 1 22 75500 1 23 62200 1 24 48900 1 25 35600 1 26 22300 1 27 9000 1 28 85400 1 29 72100 1 28 85400 1 29 72100 1 30 58800 1 31 45500 1 32 32200 1 33 18900	M S (US) 1 41 2200 1 42 78600 1 43 65300 1 44 52000 1 45 38700 1 46 25400 1 47 12100 1 48 88500 1 49 75200 1 50 61900 1 51 48600 1 52 35300 1 53 22000 1 54 8700 1 55 85100 1 56 71800 1 57 58500 1 58 45200 1 59 31900 2 1 5300 2 2 81700 2 3 68400 2 4 55100 2 3 68400 2 4 55100 2 5 41800 2 6 28500 2 7 15200 2 8 1900 2 9 78300 2 10 65000 2 11 51700 2 12 38400 2 13 25100 2 14 11800 2 15 88200 2 16 74900 2 17 61600 2 17 61600 2 18 48300 2 19 35000 2 17 61600 2 17 61600 2 18 48300 2 19 35000 2 17 61600 2 17 61600 2 18 48300 2 19 35000 2 17 61600 2 17 61600 2 18 48300 2 19 35000 2 17 61600 2 17 61600 2 17 61600 2 17 61600 2 18 48300 2 19 35000	M S (US) 2 31 5480C 2 32 415CC 2 33 2820C 2 34 1490C 2 35 78000 2 36 64700 2 37 64700 2 38 5140C 2 38 381CC 2 38 381CC 2 38 381CC 2 40 1150C 2 42 8790C 2 43 6130C 2 44 6130C 2 45 48 8450C 2 47 2140C 2 48 8450C 2 51 5790C 2 52 4460C 2 53 3130C 2 55 811CC 2 57 678CC 2 58 5450C 3 130C 3 1160CC 3 130C 3 1160CC 3 130C 3 1160CC 3 130C 3 11610CC 3 13440C	M S (US) 3 21 17700 3 22 4400 3 23 80800 3 24 67500 3 25 54200 3 26 40900 3 27 27600 3 28 14300 3 30 77400 3 31 64100 3 32 50800 3 33 37500 3 34 24200 3 35 10900 3 36 87300 3 37 74000 3 38 60700 3 38 60700 3 39 47400 3 41 20800 3 42 7500 3 43 83900 3 44 70600 3 45 57300 3 46 44000 3 47 30700 3 48 17400 3 49 4100 3 49 4100 3 47 30700 3 48 17400 3 49 4100 3 47 30700 3 56 7700 3 57 77100 3 58 63800 3 57 77100 3 58 63800 3 59 50500 4 1 23900 4 1 23900 4 2 10600 3 87000 4 3 87000
0 36 59400 0 37 46100	1 26 223C0 1 27 9000	2 16 74900 2 17 61600	3 6 37800 3 7 2450C	3 56 700 3 57 77100
0 39 19500 0 40 6200 0 41 82600	1 29 72100 1 30 58850 1 31 45500 1 32 32200	2 19 35000 2 20 21700 2 21 8400 2 22 84800	3 9 87600 3 10 74300 3 11 61000 3 12 47700	3 59 50500 4 0 37200 4 1 23900 4 2 10600
0 43 56000 0 44 42700 0 45 29400 0 46 16100	1 33 189C0 1 34 5600 1 35 82000 1 36 687C0	2 23 7150C 2 24 58200 2 25 44900 2 26 31600	3 13 3440C 3 14 21100 3 15 780C 3 16 8420C 3 17 709CC	4 3 87C00 4 4 73700 4 5 60400 4 6 47100 4 7 33800
0 47 2800 0 48 79200 0 49 65900 0 50 52600	1 37 55400 1 38 42100 1 39 28800 1 40 15500	2 27 18300 2 28 5000 2 29 £1400 2 30 68100 A-20	3 17 709CC 3 18 576C0 3 19 4430C 3 20 31C0C	4 8 20500 4 9 7200 4 10 83600

TABLE 3 INTERPOLATIONS FOR ALL SECONDS BETWEEN TOC.S

GREAT LAKES (8970) LORAN-C 89,700 MICROSECONDS/PERIOD

P 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	12	(US) 70300 57000 43700 30400 17100 3800	5 5 5 5	3 4 5	(US) 33200 19900 6600 83000 69700	M 5 5 5 5	\$ 51 52 53 54 55	1US) 85800 72500 59200 45900 32600	M 6 6 6	S 41 42 43 44 45	2210C 88CC 852CC	M 7 7 7 7	32 33 34 35	74700 61400 48100
4	17	P0200	5	6	56400 43100	5	56 57	19300	6	46	7190C 586CC	7	37	34800 21500
4	19	53600	5 5	8 9	29800 16500	5 5	58 59	8240C 6910C	6	4 B 4 9	45300 32000	7 7	38 39	8200 84600
4	20 21	40300 27cc0	5 5	10	3200	6	0	55800	6	50	1870C	7	40	71300 58000
4	22	13700	5	11	79600 66300	6 6	1 2	42500 29200	6	51 52	5400 81800	7 7	41	44700
4	23	400	5	13	53000	6	3	15900	6 6	53		7	43	
4	24	76890	5	14	34700	6	4	2600	6	54	55200	7	44	
4	25	63500	5	15	26400	6	5	79000	6		41900	7	45	
4	26	50200	5	16	13100	6	6	65700	6	56	28600	7		81200
4	27 28	36900 23600	5	17	89500	6	7	52400	6	57	15300	7	47	67900
4		10300	5 5	18 19	76200 62900	6	8 9	39100	6	58 59	2000 78400	7 7	48 49	
4	30	86700	5	20	49600	6 6	10	25800 12500	6 7	0	65100	7	50	28000
4	31	73400	5	21	36300	6	11	88900	7	1	51800	7		14700
4	32	60100	5	22	23000	6		75600	7	2	3850C	7	52	1400
4	33	46800	5	23	9700	6		62300	7	3	25200	7	53	77800
4	34 35	33500	5	24	86100	6	14	49000	7	4	11900	7	54	-
4	36	20200 6900	5 5	25 26	72800	6	15	35700	7	5 6	8830C 75000	7 7	56	51200 37900
4	37	23300 008Es	5	27	59500 45200	6	1 6 1 7	2240C 9100	7 7	7	61700	7		24600
4	3 8	70000	5	28	32900	6	18	e5500	7	8	48400	7	58	11300
4	39	56700	5	29	19600	6	19	72200	7	9	3510C	7	59	
4		43400	5	30	6300	6	20	58900	7	10	21800	8	0	74400
4	41	30100	5	31	82700	6	21	45600	7	11	850C	8	1	61100
4	42	16800 3500	5	32	69400	6	22	32300	7	12	84900	8	2	47800 34500
4	44	79900	5 5	33 34	56100 42800	6 6	23 24	19000 5700	7 7	13	716C0 5830C	8 8		21200
4	45	66600	5	35	29500	6	25	82100	7		45000	8	5	7900
4		53300	5		16200			68800			31700	В		84300
4		40000	5	37	2900	6	27		7	17		8	7	71000
4	48	26700	5	38	79300	6		42200	7	18	5100	8	8	
4		13400	5	39	66000	6		2890C	7	19	815CC	8		44400
4	5C 51	100 76500	5 5	40 41	52700 39400	6	30	15600	7	20	68200	8 8	11	31100 17800
4		63200	5	42	26100	6 6	31	230C 78700	7 7	21 22	549CC 416CC	8	12	4500
4		49300	5	43	12800	6	33	65400	7	23	283CC	8	13	
4	54	36620	5	44	89200	6	34		7	24	15000	8	14	67600
4	55	23300	5	45	75900	6		38800	7	25	170C	8		54300
4		10000	5	46		6		25500	7	26	781CC	8		41000
4		86400 73100	5	47 48	49300 36000	6	37	12200	7	27	648CC 515CC	8 P.		27700 14400
4		23800	5 5	49		6 6	3 B	00083 75300	7 7	28 29		8	19	
5		46500	5		9400	6		62000	7		24900	8	20	
				-				21	,		_	3.0	-	

TAPLE 3 INTERPOLATIONS FOR ALL SECONDS BETWEEN TOC'S

GREAT LAKES (8970) LCRAN-C 89.700 MICROSECONDS/PERIOD

v	S	(US)	v	,	(115)		_	Luch	ш	c	(US)		м	S	(US)
8	21	64200	9	S 11	(US) 27100	M 1C	S 1	(US) 79700	بر 10	5 51		1	1	41	5500
8	22	50900	9		13800	10	2	66400	13	52	29300		î		B1900
8	23	37600	9	13	500	10	3	53100	10	53	160CC		1		68600
B	24	24300	9	14	76900	10	4	39800	10	54	2700		ī		55300
В	25	11000	9	15	63600	10	5	26500	10	55	7910C		ī		42000
R	26	87400	9	16	50300	10	6	13200	10	56			1		28700
£1	27	74100	9	17	37000	1 C	7	89600	10	57			1		15400
8	28	60800	9	18	23700	10	8	76300	10		3520C		1	48	2100
8		47500	9		10400	10	9	63000	10		25900		1		78500
1,	30	34200	9		86800	10	10		11		12600		1	50	
} !	31	20900	'n	_	73500	10	11	36400	11	1	BSCCC		. 1	51	51900
8	32	7600	9	22	60200	10	12	23100	11	2	75700	1	1	52	38600
H	33	84000	9		46900	10	13	9B00	11	3	62400	1	1	53	25300
8	34	70700	ý	24	33600	10	14	86200	11	4	49100	1	1	54	12000
В	35	57400	9	25	20300	10	15	72900	11	5	3580C		1	55	88400
8		44100	9	26	7000	10	16	59600	11	6	2250C	3	1	56	75100
8	37	30800	9	27	83400	10	17	46300	11	7	9200]	1	57	61800
8		17500	3	28	70100	10	18	33000	11	8	856CC	1	1		48500
8	39	4200	9	29	56800	10	19	19700	ii		7230C	3	. 1	59	35200
8	40	80600	9	30	43500	10	20	6400	11	10	59000	3	2	0	21900
8	41	67300	9	31	30200	10	21	82800	11	11	45700		12	1	8600
3	42	54000	9	32	16900	10	22	69500	11	12	3240C		2	2	85C00
8	43	40700	9	33	3600	10	23	56200	11	13	15100		12	3	71700
8	44	27400	9	34	80000	10	24	4290C	11	14	580C		2	4	58400
8	45	14100	9	35	66700	10	25	29600	11	15			12	5	45100
ક	46	8,00	9	36	534C0	10	26	1630C	11	16	689CC		12	6	31800
8	47	77200	9	37	40100	10	27	3000	11	17	55600		12	7	18500
8	48	63900	9	38	26300	10	28	79400	11	18	4230C		2	В	5200
8		50600	9	39	13500	10	29	€6100	11		29000		12	9	81600
8	-	37300	9	40	200	10	30	52800	11		1570C		2	10	68300 55000
8	51	24000	9	41	76600	10	31	39500	11	21	240C		12	11	41700
Ŗ	52	10700	9	42	63300	10	3 <i>2</i>	26200	11	22	78800		12		28400
8	53	87100	9	43	50000	10	33	12900	11	23	65500		12		15100
۲	54	73800	9	44	36700	10	34	89300	11	24	5220C 389CC			15	1800
8		60500	9	45	23400	10	35	7600C	11		25600				78200
γ,		47200	9		10100	10	36	62700	11		12300	,	2	17	64900
8	57	33900	9	47 48		10 10	37 38	49400 36100	11	28			2		51600
<i>ξ</i> ;	58	20600	9	49	73200 59900		39	22800	11		75400				38300
£	59	7300 83770	9	50		10	40	9500	11	30			2		25000
	C	70400		51	33300	10	41	25900	11	31	48800		2		11700
9	1	57100	9	52		_		72600	11	32					88100
3	2	43800	9	53	6700	10	43		ii	33	22200		1 2		74800
9	4	30500	9	54	83100	10	44	46000	11	34	890C		1 2		61500
9		17200	9	55	69800	10		32700	11	35			2		48200
	6	3900	9	56	56500	10	46	19400	11	36	72000		12	26	
9	7	EC300	9	57	43200	10	47	6100	11	37	58700		2		21600
9		67000	9	58	29930	10	48	_	11		45400	1	١2	28	8300
9		53700	9		16600			69200	11	39					84700
9		40400	10	Ó	3300	10	50		11	40		:	12	30	71400
•				-						-					

TABLE 3
INTERPOLATIONS FOR ALL SECONDS BETWEEN TOC'S

GREAT LAXES (8973) LORAN-C 89,700 MICROSECONDS/PERIOD

P222222222222222222222222222222233333333	512345678901234567890123456789C123456789C123456789C123456789C123456789C123456789C123456789C123456789C1	\$\\ \text{131} \ \	M3333333333333333333333333333333333333	2222222223333333333344444444444555555555	\(\)00000000000000000000000000000000000	M4444444444444444444444444444444444444	51234567890123456789012345678901234567890123456	\(\) \(\) \(\) \(\) \(\) \(\) \(\) \(\)
--	--	---	--	--	---	--	---	---

MODEL 2100 LORAN-C TIMING RECEIVER

February 1982, Addendum Number 1

Paragraph 6.4.5.1 should read as follows:

6.4.5.1 When power is first applied or when TEST 3 is executed, two separate RAM tests are performed. The first test checks that portion of the lower 1024 bytes used for temporary storage by the microprocessor during subroutine calls and interrupt processing. If a problem with this portion of memory is detected, the front panel display will be EIXXHELP and all receiver functions will be inoperative. The value of XX can be 01, 10, or 11, indicating which memory integrated circuit on the MPU/MEMORY circuit board is bad. A value of 01 indicates U29, 10 indicates U26, and 11 indicates both. This memory must be repaired before normal receiver operation is possible. MPU stack is working, the second RAM test is run. When this test is run, the display will be ElXXYYYY. If the RAM is good, XX will be 00 and YYYY will be 2048. If a problem is detected, YYYY is the decimal address (0000 through 2047) of the first bad memory location. Use the following table to determine the bad integrated circuit:

In most receivers shipped after April 2, 1982, input and output buffers have been added affecting the signals present on the BNC connectors on the rear panel. The following additions and changes apply to those receivers so equipped. To determine if these changes apply to your receiver, remove the top cover. If there is a small printed circuit board mounted on the BNC connectors on the inside surface of the rear panel, this change has been made. If not, these buffers can be added. Please contact Austron, Inc. for details.

In Section 1.3.2, <u>Electrical Specifications</u>, the drive capability of the FIXED and SLEWABLE 1PPS outputs, and the PHASE SHIFTED 1 MHz and 10 MHz outputs has been increased from 1TTL load to one (1) 50 ohm load. These outputs should be terminated by a 50 ohm load at the input being driven. This specification change also applies to Section 1.4.3 <u>Rear Panel</u>, REF 29, REF 31, REF 45, and REF 47.

In Section 1.3.2, <u>Electrical Specifications</u>, the external 1PPS input is still TTL compatible. However, it will now accept 1PPS pulses as high as +15 volts. Input loading is approximately 1.5 k ohms. This specification change also applies to Section 1.4.3, Rear Panel, REF 46.

Section 2.3.2.1 concerns the input impedance of the EXT REF buffer. If the buffer board has been installed, the impedance change should be made on the buffer board, not the MPU/MEMORY board. As shipped from the factory, the input impedance of the EXT REF buffer is approximately 500 ohms. It can be lowered to 50 ohms by shorting across solder gap, Wl, on the component side of the buffer board on the rear panel.

AUSTRON INC. 1915 KRAMER LANE, AUSTIN, TEXAS 78758 (512) 836-3523 TWX 910/874-1356

The following items are included with Addendum 2:

- 1) Schematic, input/output buffers, Austron P/N 12399020,
- 2) Assembly Drawing, input/output buffers, Austron P/N 10399019,
- 3) Parts List, input/output buffers, Austron P/N 10399019.

Schematic Corrections (Section 5.0)

1) Figure 5-9, Schematic, Acquire/Track, 12398088,

Connector Pl,

Change A0 to BA0

Al to BAl

A2 to BA2

A3 to BA3

36 to \overline{R}

A8 to BA9

A to X

Also, delete the connection from U27 pin 16 to U18 pin 4. Show U18 pin 4 connected to +5V.

Section 6.0, MAINTENANCE.

In Table 6-6 page 6-16, omit the signatures for U48 pins 20, 21, 22, and 23. These address lines can be more easily checked using the "kernal" test.

Section 1.3.2 Electrical Specifications.

The description of "EXT REF INPUT (1, 5, 10 MHz)" should read,

EXT REF INPUT 1, 5, or 10 MHz (internally switch selectable) (1, 5, 10 MHz) at 0.5 - 5 VRMS. Reference accuracy must be 5 parts in 10^8 or better for acquisition and tracking.